A low-power A/D conversion technique using correlation of moving pictures

被引：0
|
作者：
Kawahito, S [1 ]
Naka, J [1 ]
Tadokoro, Y [1 ]
机构：
[1] Toyohashi Univ Technol, Dept Informat & Comp Sci, Toyohashi, Aichi 4418580, Japan
来源：
IEICE TRANSACTIONS ON ELECTRONICS | 1999年 / E82C卷 / 09期
关键词：
A/D converter; low-power design; CMOS image sensor; moving picture correlation;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a low-power video A/D conversion technique using features of moving pictures. Neighboring frames in typical video sequences and neighboring pixels in each video frame are highly correlated. This property is effectively used for the video A/D conversion to reduce the number of comparators and the resulting power consumption. A set of reference voltages is given to a comparator array so that the iterative A/D conversion converges in the logarithmic order of the prediction error. Simulation results using standard moving pictures showed that the average number of iterations for the A/D conversion is less than 3 for all the moving pictures tested. In the proposed 12 b A/D converter, the number of comparators can be reduced to about 1/5 compared with that of the two-step flash A/D converters, which are commonly used for video applications. The A/D converter is particularly useful for the integration to CMOS image sensors.
引用
收藏
页码：1764 / 1771
页数：8
相关论文
共 50 条
  • [31] Phase compensation technique for a low-power transconductor
    Ito, R
    Itakura, T
    Arai, T
    IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (06) : 1263 - 1266
  • [32] Low-power optimization techniques for BDD mapped circuits using temporal correlation
    Drechsler, R
    Kerttu, M
    Lindgren, P
    Thornton, M
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2002, 27 (04): : 159 - 164
  • [33] RF Power Gating: A Low-Power Technique for Adaptive Radios
    Pons, Jean-Francois
    Dehaese, Nicolas
    Bourdel, Sylvain
    Gaubert, Jean
    Paille, Bruno
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (04) : 1377 - 1390
  • [34] Dynamic voltage scheduling technique for low-power multimedia applications using buffers
    Im, C
    Kim, H
    Ha, S
    ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, 2001, : 34 - 39
  • [35] Low-Power FPGA Routing Switches Using Adaptive Body Biasing Technique
    Leming, George V.
    Nepal, Kundan
    2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 447 - 450
  • [36] Design of a Low-Power ALU and Synchronous Counter Using Clock Gating Technique
    Kandasamy, Nehru
    Telagam, Nagarjuna
    Devisupraja, Chinthada
    PROGRESS IN ADVANCED COMPUTING AND INTELLIGENT ENGINEERING, VOL 2, 2018, 564 : 511 - 518
  • [37] A high-speed/low-power multiplier using an advanced spurious power suppression technique
    Chen, Kuan-Hung
    Chu, Yuan-Sun
    Chen, Yu-Min
    Guo, Jiun-In
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3139 - 3142
  • [38] Low-power design technique for flash A/D converters based on reduction of the number of comparators
    Sato, Takahide
    Takagi, Shigetaka
    Fujii, Nobuo
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3606 - 3609
  • [39] Double Logarithmic Arithmetic Technique for Low-Power 3-D Graphics Applications
    Ellaithy, Dina M.
    El-Moursy, Magdy A.
    Ibrahim, Ghada H.
    Zaki, Amal
    Zekry, Abdelhalim
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (07) : 2144 - 2152
  • [40] Low-Power and Low-Noise Capacitive Sensing IC Using Opamp Sharing Technique
    Park, Yunjong
    Kim, Hyungseup
    Mun, Yeongjin
    Ko, Youngwoon
    Cho, Dong-Il
    Ko, Hyoungho
    IEEE SENSORS JOURNAL, 2016, 16 (22) : 7839 - 7840
12345