A low-power A/D conversion technique using correlation of moving pictures

被引:0
|
作者
Kawahito, S [1 ]
Naka, J [1 ]
Tadokoro, Y [1 ]
机构
[1] Toyohashi Univ Technol, Dept Informat & Comp Sci, Toyohashi, Aichi 4418580, Japan
关键词
A/D converter; low-power design; CMOS image sensor; moving picture correlation;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a low-power video A/D conversion technique using features of moving pictures. Neighboring frames in typical video sequences and neighboring pixels in each video frame are highly correlated. This property is effectively used for the video A/D conversion to reduce the number of comparators and the resulting power consumption. A set of reference voltages is given to a comparator array so that the iterative A/D conversion converges in the logarithmic order of the prediction error. Simulation results using standard moving pictures showed that the average number of iterations for the A/D conversion is less than 3 for all the moving pictures tested. In the proposed 12 b A/D converter, the number of comparators can be reduced to about 1/5 compared with that of the two-step flash A/D converters, which are commonly used for video applications. The A/D converter is particularly useful for the integration to CMOS image sensors.
引用
收藏
页码:1764 / 1771
页数:8
相关论文
共 50 条
  • [21] A low-power multiplier with the spurious power suppression technique
    Chen, Kuan-Hung
    Chu, Yuan-Sun
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (07) : 846 - 850
  • [22] An Equal Precision Programmed Cymometer Design Using Low-Power Technique
    Liu, Yuan
    Tang, Jian
    Feng, Chen
    Zhang, Chen
    Xue, Yuwei
    Zhang, Lei
    Xu, Shuxi
    Wang, Jian
    Dai, Fang
    Wang, Ning
    APPLIED SCIENCES-BASEL, 2023, 13 (08):
  • [23] A Low-Power Millimeter Wave VCO by Using Frequency Doubling Technique
    Hsieh, Jian-Yu
    Lin, Kuan-Ting
    Lu, Shey-Shi
    2016 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2016,
  • [24] A novel low-power scan design technique using supply gating
    Bhunia, S
    Mahmoodi, H
    Mukhopadhyay, S
    Ghosh, D
    Roy, K
    IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2004, : 60 - 65
  • [25] Low-power multiplier designs using dual supply voltage technique
    Supmonchai, B.
    Chunak, P.
    2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 13 - 16
  • [26] Low-Offset, Low-Power Latched Comparator Using Capacitive Averaging Technique
    Ohhata, Kenichi
    Date, Hiroki
    Arita, Mai
    IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (12) : 1889 - 1895
  • [27] A LOW-POWER MAGNIFICATION TECHNIQUE FOR REANASTOMOSIS OF THE VAS
    UROUHARTHAY, D
    BRITISH JOURNAL OF UROLOGY, 1981, 53 (05): : 446 - 469
  • [28] A LOW-POWER PROGRAMMING TECHNIQUE FOR POLYSILICON FUSES
    LU, CY
    LU, NCC
    SHIH, CC
    IEEE ELECTRON DEVICE LETTERS, 1984, 5 (10) : 392 - 394
  • [29] Pictures Decoding Time Estimation for Low-Power VVC Software Decoding
    Cabarat, Pierre-Loup
    Hammani, Oussama
    Boujida, Hafssa
    Menard, Daniel
    32ND EUROPEAN SIGNAL PROCESSING CONFERENCE, EUSIPCO 2024, 2024, : 947 - 951
  • [30] Low-power design based on ODTM Technique
    Thirumurugan, P.
    Sasikuma, S.
    Jeevanantham, V.
    2013 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2013, : 771 - 775