A low-power A/D conversion technique using correlation of moving pictures

被引:0
|
作者
Kawahito, S [1 ]
Naka, J [1 ]
Tadokoro, Y [1 ]
机构
[1] Toyohashi Univ Technol, Dept Informat & Comp Sci, Toyohashi, Aichi 4418580, Japan
关键词
A/D converter; low-power design; CMOS image sensor; moving picture correlation;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a low-power video A/D conversion technique using features of moving pictures. Neighboring frames in typical video sequences and neighboring pixels in each video frame are highly correlated. This property is effectively used for the video A/D conversion to reduce the number of comparators and the resulting power consumption. A set of reference voltages is given to a comparator array so that the iterative A/D conversion converges in the logarithmic order of the prediction error. Simulation results using standard moving pictures showed that the average number of iterations for the A/D conversion is less than 3 for all the moving pictures tested. In the proposed 12 b A/D converter, the number of comparators can be reduced to about 1/5 compared with that of the two-step flash A/D converters, which are commonly used for video applications. The A/D converter is particularly useful for the integration to CMOS image sensors.
引用
收藏
页码:1764 / 1771
页数:8
相关论文
共 50 条
  • [41] A low-power 2 GHz data conversion using delta modulation for portable application
    Naderi, Ali
    Sawan, Mohamad
    Savaria, Yvon
    INTEGRATION-THE VLSI JOURNAL, 2009, 42 (01) : 68 - 76
  • [42] A High-conversion Gain, Low-power Mixer Adapting Current Reuse Technique for ZigBee Application
    Tan, G. H.
    Roslina, M. S.
    Ramiah, H.
    Chong, W. K.
    IETE JOURNAL OF RESEARCH, 2013, 59 (02) : 128 - 131
  • [43] Theory and Low-Power Design of Moving Accumulative Sign Filter
    Xia, Yingjun
    Luo, Jianjiang
    Yin, Peng
    Yan, Dengwei
    Zhou, Xichuan
    Bermak, Amine
    Tang, Fang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (06) : 2511 - 2524
  • [44] Modeling Link Correlation in Low-Power Wireless Networks
    Zhao, Zhiwei
    Dong, Wei
    Guan, Gaoyang
    Bu, Jiajun
    Gu, Tao
    Chen, Chun
    2015 IEEE CONFERENCE ON COMPUTER COMMUNICATIONS (INFOCOM), 2015,
  • [45] COMPACT LOW-POWER CODER FOR EXTREME BIT RATE REDUCTION OF TELEVISION PICTURES
    MCWHIRTER, JG
    ROBERTS, JBG
    SIMONS, RF
    WATSON, DJ
    IEE PROCEEDINGS-F RADAR AND SIGNAL PROCESSING, 1980, 127 (05) : 368 - 383
  • [46] Research on a low-power MCD technique based on EPIC
    Ji, Rong
    Chen, Liang
    Wang, Yongwen
    Zeng, Xianjun
    Zhang, Junfeng
    21ST EUROPEAN CONFERENCE ON MODELLING AND SIMULATION ECMS 2007: SIMULATIONS IN UNITED EUROPE, 2007, : 651 - +
  • [47] FDSTDL: Low-power technique for FinFET domino circuits
    Garg, Sandeep
    Gupta, Tarun K.
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2019, 47 (06) : 917 - 940
  • [48] Dynamic coding technique for low-power data bus
    Madhu, M
    Murty, VS
    Kamakoti, V
    ISVLSI 2003: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW TRENDS AND TECHNOLOGIES FOR VLSI SYSTEMS DESIGN, 2003, : 252 - 253
  • [49] A Low-Power Circuit Technique for Domino CMOS Logic
    Meher, Preetisudha
    Mahapatra, K. K.
    2013 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND SIGNAL PROCESSING (ISSP), 2013, : 256 - 261
  • [50] Low-power design of pipeline A/D converters
    Kawahito, S.
    PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 505 - 512