A low-power A/D conversion technique using correlation of moving pictures

被引:0
|
作者
Kawahito, S [1 ]
Naka, J [1 ]
Tadokoro, Y [1 ]
机构
[1] Toyohashi Univ Technol, Dept Informat & Comp Sci, Toyohashi, Aichi 4418580, Japan
关键词
A/D converter; low-power design; CMOS image sensor; moving picture correlation;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a low-power video A/D conversion technique using features of moving pictures. Neighboring frames in typical video sequences and neighboring pixels in each video frame are highly correlated. This property is effectively used for the video A/D conversion to reduce the number of comparators and the resulting power consumption. A set of reference voltages is given to a comparator array so that the iterative A/D conversion converges in the logarithmic order of the prediction error. Simulation results using standard moving pictures showed that the average number of iterations for the A/D conversion is less than 3 for all the moving pictures tested. In the proposed 12 b A/D converter, the number of comparators can be reduced to about 1/5 compared with that of the two-step flash A/D converters, which are commonly used for video applications. The A/D converter is particularly useful for the integration to CMOS image sensors.
引用
收藏
页码:1764 / 1771
页数:8
相关论文
共 50 条
  • [1] A novel technique for low-power D/A conversion based on PAPR reduction
    Giannopoulos, Th.
    Paliouras, V.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4999 - +
  • [2] Trends in Low-Power, Digitally Assisted A/D Conversion
    Murmann, Boris
    IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (06): : 718 - 729
  • [3] Low-Power Counters using Pathfinding Technique
    He, Yixuan
    Choi, Minsu
    Kim, Kyung-Ki
    Kim, Yong-Bin
    2023 20TH INTERNATIONAL SOC DESIGN CONFERENCE, ISOCC, 2023, : 69 - 70
  • [4] Low-Power Multiplier Design Using a Bypassing Technique
    Wang, Chua-Chin
    Sung, Gang-Neng
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2009, 57 (03): : 331 - 338
  • [5] Design of Low-Power Multiplier Using UCSLA Technique
    Ravi, S.
    Patel, Anand
    Shabaz, Md
    Chaniyara, Piyush M.
    Kittur, Harish M.
    ARTIFICIAL INTELLIGENCE AND EVOLUTIONARY ALGORITHMS IN ENGINEERING SYSTEMS, VOL 2, 2015, 325 : 119 - 126
  • [6] Low-Power Multiplier Design Using a Bypassing Technique
    Chua-Chin Wang
    Gang-Neng Sung
    Journal of Signal Processing Systems, 2009, 57 : 331 - 338
  • [7] LOW-POWER BIPOLAR TECHNIQUE BEGETS LOW-POWER LSI LOGIC
    XYLANDER, MP
    ELECTRONICS, 1972, 45 (16): : 80 - &
  • [8] LOW-POWER CORRELATION DETECTOR FOR BINARY FSK DIRECT-CONVERSION RECEIVERS
    MIN, J
    LIU, HC
    ROFOUGARAN, A
    KHORRAM, S
    SAMUELI, H
    ABIDI, AA
    ELECTRONICS LETTERS, 1995, 31 (13) : 1030 - 1032
  • [9] LOW-POWER ULTRASONIC-IMAGING USING DIGITAL CORRELATION
    HAYWARD, G
    GORFU, Y
    ULTRASONICS, 1989, 27 (05) : 288 - 296
  • [10] A low-power correlation detector using analog data storage
    Kozma, R
    Kovács, F
    Horváth, C
    Hosszú, G
    2004 1st International Conference on Electrical and Electronics Engineering (ICEEE), 2004, : 514 - 517