共 50 条
- [1] A novel technique for low-power D/A conversion based on PAPR reduction 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4999 - +
- [2] Trends in Low-Power, Digitally Assisted A/D Conversion IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (06): : 718 - 729
- [3] Low-Power Counters using Pathfinding Technique 2023 20TH INTERNATIONAL SOC DESIGN CONFERENCE, ISOCC, 2023, : 69 - 70
- [4] Low-Power Multiplier Design Using a Bypassing Technique JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2009, 57 (03): : 331 - 338
- [5] Design of Low-Power Multiplier Using UCSLA Technique ARTIFICIAL INTELLIGENCE AND EVOLUTIONARY ALGORITHMS IN ENGINEERING SYSTEMS, VOL 2, 2015, 325 : 119 - 126
- [6] Low-Power Multiplier Design Using a Bypassing Technique Journal of Signal Processing Systems, 2009, 57 : 331 - 338
- [10] A low-power correlation detector using analog data storage 2004 1st International Conference on Electrical and Electronics Engineering (ICEEE), 2004, : 514 - 517