Storage and Counter Based Logic Built-In Self-Test

被引:0
|
作者
Pomeranz, Irith [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
关键词
System-on-chip; Circuit faults; Built-in self-test; Test pattern generators; Software; Logic gates; Multiplexing; Full scan design; linear-feedback shift-register (LFSR); logic built-in self-test (LBIST); on-chip test generation; test data compression; SCAN; REDUCTION;
D O I
10.1109/ACCESS.2023.3341360
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Recent reports of silent data corruption because of hardware faults in large data centers bring to the forefront the importance of in-field testing. In-field testing, enabled by logic built-in self-test ( LBIST ), addresses defects that occur during the lifetime of a chip and ones that escaped manufacturing tests. A class of LBIST approaches for scan circuits store partitioned deterministic test data on-chip and produce tests by combining stored test data entries in one of two ways: 1) pseudo-random combinations are selected by linear-feedback shift-registers ( LFSRs ); or 2) deterministic combinations are stored on-chip as sets of indices of stored test data entries. This article introduces a third option where counters are used for forming combinations of stored test data entries. Counters do not require additional storage, and ensure complete fault coverage with a limited number of tests. Experimental results for benchmark circuits demonstrate the advantages of counters in the context where test data entries for on-chip storage are obtained by partitioning compressed deterministic tests, and the universally available on-chip decompression logic is used as part of the test application process.
引用
收藏
页码:139335 / 139344
页数:10
相关论文
共 50 条
  • [31] Built-in self-test of FPGA interconnect
    Stroud, C
    Wijesuriya, S
    Hamilton, C
    Abramovici, M
    INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 404 - 411
  • [32] Built-in self-test with an alternating output
    Bogue, T
    Gossel, M
    Jurgensen, H
    Zorian, Y
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 180 - 184
  • [33] Built-in self-test of MEMS accelerometers
    Deb, N
    Blanton, RD
    JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2006, 15 (01) : 52 - 68
  • [34] LOCST - A BUILT-IN SELF-TEST TECHNIQUE
    LEBLANC, JJ
    IEEE DESIGN & TEST OF COMPUTERS, 1984, 1 (04): : 45 - 52
  • [35] BUILT-IN SELF-TEST IS HERE TO STAY
    AGARWAL, VK
    EE-EVALUATION ENGINEERING, 1994, 33 (12): : 8 - 8
  • [36] Survey on built-in self-test and built-in self-repair of embedded memories
    Jiang, Jian-Hui
    Zhu, Wei-Guo
    Tongji Daxue Xuebao/Journal of Tongji University, 2004, 32 (08): : 1050 - 1056
  • [37] Research on Spacecraft Rapid Test Technology Based on Built-in Self-test
    Yang Tongzhi
    Yu Lingfeng
    Xu Miner
    Zeng Qi
    Liu Tingyu
    PROCEEDINGS OF 2019 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS (ICEMI), 2019, : 1593 - 1598
  • [38] Built-In Self-Test of Configurable Logic Blocks in Virtex-5 FPGAs
    Dutton, Bradley F.
    Stroud, Charles E.
    SSST: 2009 41ST SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 2009, : 230 - 234
  • [39] Optimization of the store-and-generate based built-in self-test
    Ubar, R.
    Jervan, G.
    Kruus, H.
    Orasson, E.
    Aleksejev, I.
    2006 INTERNATIONAL BALTIC ELECTRONICS CONFERENCE, PROCEEDINGS, 2006, : 199 - +
  • [40] Processor-based built-in self-test for embedded DRAM
    IBM Microelectronics Div, Essex Junction, United States
    IEEE J Solid State Circuits, 11 (1731-1740):