Storage and Counter Based Logic Built-In Self-Test

被引:0
|
作者
Pomeranz, Irith [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
关键词
System-on-chip; Circuit faults; Built-in self-test; Test pattern generators; Software; Logic gates; Multiplexing; Full scan design; linear-feedback shift-register (LFSR); logic built-in self-test (LBIST); on-chip test generation; test data compression; SCAN; REDUCTION;
D O I
10.1109/ACCESS.2023.3341360
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Recent reports of silent data corruption because of hardware faults in large data centers bring to the forefront the importance of in-field testing. In-field testing, enabled by logic built-in self-test ( LBIST ), addresses defects that occur during the lifetime of a chip and ones that escaped manufacturing tests. A class of LBIST approaches for scan circuits store partitioned deterministic test data on-chip and produce tests by combining stored test data entries in one of two ways: 1) pseudo-random combinations are selected by linear-feedback shift-registers ( LFSRs ); or 2) deterministic combinations are stored on-chip as sets of indices of stored test data entries. This article introduces a third option where counters are used for forming combinations of stored test data entries. Counters do not require additional storage, and ensure complete fault coverage with a limited number of tests. Experimental results for benchmark circuits demonstrate the advantages of counters in the context where test data entries for on-chip storage are obtained by partitioning compressed deterministic tests, and the universally available on-chip decompression logic is used as part of the test application process.
引用
收藏
页码:139335 / 139344
页数:10
相关论文
共 50 条
  • [41] TEST SCHEDULING AND CONTROL FOR VLSI BUILT-IN SELF-TEST
    CRAIG, GL
    KIME, CR
    SALUJA, KK
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (09) : 1099 - 1109
  • [42] Built-in self-test of molecular electronics-based nanofabrics
    Wang, ZL
    Chakrabarty, K
    ETS 2005:10TH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 168 - 173
  • [43] RMBITP: a reconfigurable matrix based built-in self-test processor
    VLSI Technology, Richardson, United States
    Microelectron J, 2 (115-127):
  • [44] REALISTIC BUILT-IN SELF-TEST FOR STATIC RAMS
    DEKKER, R
    BEENKER, F
    THIJSSEN, L
    IEEE DESIGN & TEST OF COMPUTERS, 1989, 6 (01): : 26 - 34
  • [45] Built-in self-test methodology for A/D converters
    deVries, R
    Zwemstra, T
    Bruls, EMJG
    Regtien, PPL
    EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS, 1997, : 353 - 358
  • [46] Integration of partial scan and built-in self-test
    AT&T Bell Lab, Princeton, United States
    Journal of Electronic Testing: Theory and Applications (JETTA), 1995, 7 (1-2): : 125 - 137
  • [47] Built-in self-test for embedded voltage regulator
    Shi, Jiang
    Smith, Ricky
    DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 133 - 136
  • [48] IMPLEMENTING A BUILT-IN SELF-TEST PLA DESIGN
    TREUER, R
    FUJIWARA, H
    AGARWAL, VK
    IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (02): : 37 - 48
  • [49] BUILT-IN SELF-TEST OF THE INTEL 80386 MICROPROCESSOR
    GELSINGER, PP
    VLSI SYSTEMS DESIGN, 1986, 7 (12): : 54 - 55
  • [50] Improved built-in self-test of sequential circuits
    Jabbari, Hosna
    Muzio, Jon C.
    Sun, Lin
    2007 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, 2007, : 78 - 81