Storage and Counter Based Logic Built-In Self-Test

被引:0
|
作者
Pomeranz, Irith [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
关键词
System-on-chip; Circuit faults; Built-in self-test; Test pattern generators; Software; Logic gates; Multiplexing; Full scan design; linear-feedback shift-register (LFSR); logic built-in self-test (LBIST); on-chip test generation; test data compression; SCAN; REDUCTION;
D O I
10.1109/ACCESS.2023.3341360
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Recent reports of silent data corruption because of hardware faults in large data centers bring to the forefront the importance of in-field testing. In-field testing, enabled by logic built-in self-test ( LBIST ), addresses defects that occur during the lifetime of a chip and ones that escaped manufacturing tests. A class of LBIST approaches for scan circuits store partitioned deterministic test data on-chip and produce tests by combining stored test data entries in one of two ways: 1) pseudo-random combinations are selected by linear-feedback shift-registers ( LFSRs ); or 2) deterministic combinations are stored on-chip as sets of indices of stored test data entries. This article introduces a third option where counters are used for forming combinations of stored test data entries. Counters do not require additional storage, and ensure complete fault coverage with a limited number of tests. Experimental results for benchmark circuits demonstrate the advantages of counters in the context where test data entries for on-chip storage are obtained by partitioning compressed deterministic tests, and the universally available on-chip decompression logic is used as part of the test application process.
引用
收藏
页码:139335 / 139344
页数:10
相关论文
共 50 条
  • [21] CA Based Built-In Self-Test Structure For SoC
    Das, Sukanta
    Sikdar, Biplab K.
    2009 ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2009, : 3 - +
  • [22] BOUNDARY SCAN WITH BUILT-IN SELF-TEST
    GLOSTER, CS
    BRGLEZ, F
    IEEE DESIGN & TEST OF COMPUTERS, 1989, 6 (01): : 36 - 44
  • [23] Logic Built-In Self-Test for Core-Based Designs on System-on-a-Chip
    George, Kiran
    Chen, Chien-In Henry
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2009, 58 (05) : 1495 - 1504
  • [24] BUILT-IN SELF-TEST OF THE MACROLAN CHIP
    ILLMAN, R
    CLARKE, S
    IEEE DESIGN & TEST OF COMPUTERS, 1990, 7 (02): : 29 - 40
  • [25] Synthesis for arithmetic built-in self-test
    Stroele, Albrecht P.
    Proceedings of the IEEE VLSI Test Symposium, 2000, : 165 - 170
  • [26] Testing and built-in self-test - A survey
    Steininger, A
    JOURNAL OF SYSTEMS ARCHITECTURE, 2000, 46 (09) : 721 - 747
  • [27] BUILT-IN SELF-TEST OF A CMOS ALU
    CERNY, E
    ABOULHAMID, M
    BOIS, G
    CLOUTIER, J
    IEEE DESIGN & TEST OF COMPUTERS, 1988, 5 (04): : 38 - 48
  • [28] Built-in self-test for signal integrity
    Nourani, M
    Attarha, A
    38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 792 - 797
  • [29] BUILT-IN SELF-TEST OF DIGITAL DECIMATORS
    ADHAM, S
    KASSAB, M
    RAJSKI, J
    TYSZER, J
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (07): : 486 - 492
  • [30] Programmable deterministic Built-In Self-Test
    Hakmi, Abdul-Wahid
    Wunderlich, Hans-Joachim
    Zoellin, Christian G.
    Glowatz, Andreas
    Hapke, Friedrich
    Schloeffel, Juergen
    Souef, Laurent
    2007 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2007, : 476 - +