Tulip: Turn-Free Low-Power Network-on-Chip

被引:0
|
作者
Gheibi-Fetrat, Atiyeh [1 ]
Akbarzadeh, Negar [1 ]
Hessabi, Shaahin [1 ]
Sarbazi-Azad, Hamid [1 ,2 ]
机构
[1] Sharif Univ Technol, Dept Comp Engn, Tehran 111558639, Iran
[2] Inst Res Fundamental Sci IPM, Sch Comp Sci, Tehran 1953833511, Iran
关键词
Routing; Integrated circuits; Mesh networks; Topology; Network topology; System recovery; Network-on-chip; System-on-Chip (SoC); Chip Multiprocessor (CMP); Network-on-Chip (NoC); router; crossbar; power consumption; area;
D O I
10.1109/LCA.2023.3339646
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The semiconductor industry has seen significant technological advancements, leading to an increase in the number of processing cores in a system-on-chip (SoC). To facilitate communication among the numerous on-chip cores, a network-on-chip (NoC) is employed. One of the main challenges of designing NoCs is power management since the NoC consumes a significant portion of the total power of the SoC. Among the power-intensive components of the NoC, routers stand out. We observe that some power-intensive components of routers, responsible for implementing turn in the mesh topology, are underutilized compared to others. Therefore, we propose Tulip, a turn-free low-power network-in-chip, that avoids within-router turns by removing the corresponding components from the router structure. On a turn (e.g., at the end of the current dimension), Tulip forces the packet to be ejected and then reinjects it to the next dimension channel (i.e., the beginning of the path along the next dimension). Due to its deadlock-free nature, Tulip's scheme may be used orthogonally with any deterministic, partially-adaptive, and fully-adaptive routing algorithms, and can easily be extended for any n-dimensional mesh topology. Our analysis reveals that Tulip can reduce the static power and area by 24%-50% and 25%-55%, respectively, for 2D-5D mesh routers.
引用
收藏
页码:5 / 8
页数:4
相关论文
共 50 条
  • [41] TAMA: Turn-aware Mapping and Architecture - A Power-efficient Network-on-Chip Approach
    Aligholipour, Rashid
    Baharloo, Mohammad
    Farzaneh, Behnam
    Abdollahi, Meisam
    Khonsari, Ahmad
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2021, 20 (05)
  • [42] Communication Power Optimization for Network-on-Chip Architectures
    Shin, Dongkun
    Kim, Jihong
    JOURNAL OF LOW POWER ELECTRONICS, 2006, 2 (02) : 165 - 176
  • [43] A power and energy exploration of Network-on-Chip architectures
    Banerjee, Arnab
    Mullins, Robert
    Moore, Simon
    NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, 2007, : 163 - +
  • [44] Power Optimal Network-on-Chip Interconnect Design
    Vikas, G.
    Kuri, Joy
    Varghese, Kuruvilla
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2009, : 147 - 150
  • [45] A power and performance model for network-on-chip architectures
    Banerjee, N
    Vellanki, P
    Chatha, KS
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1250 - 1255
  • [46] Fuzzy-Logic based Low Power Solution for Network-on-Chip Architectures
    Hai-Phong Phan
    Xuan-Tu Tran
    PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC), 2016, : 334 - 338
  • [47] Research on Topology and Policy for Low Power Consumption of Network-on-chip with Multicore Processors
    Fang, Juan
    Lu, Jiajia
    She, Chaojie
    2015 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND COMPUTATIONAL INTELLIGENCE (CSCI), 2015, : 621 - 625
  • [48] A Low-Power 4-PAM Transceiver Using a Dual-Sampling Technique for Heterogeneous Latency-Sensitive Network-on-Chip
    Byun, Gyung-Su
    Navidi, M. M.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (06) : 613 - 617
  • [49] Hybrid interconnect network for on-chip low-power clock distribution
    Ding, Q.
    Mak, T.
    ELECTRONICS LETTERS, 2019, 55 (05) : 244 - 245
  • [50] A High-Performance Low-Power Nanophotonic On-Chip Network
    Li, Zheng
    Wu, Jie
    Shang, Li
    Mickelson, Alan
    Vachharajani, Manish
    Filipovic, Dejan
    Park, Wounjhang
    Sun, Yihe
    ISLPED 09, 2009, : 291 - 294