Tulip: Turn-Free Low-Power Network-on-Chip

被引:0
|
作者
Gheibi-Fetrat, Atiyeh [1 ]
Akbarzadeh, Negar [1 ]
Hessabi, Shaahin [1 ]
Sarbazi-Azad, Hamid [1 ,2 ]
机构
[1] Sharif Univ Technol, Dept Comp Engn, Tehran 111558639, Iran
[2] Inst Res Fundamental Sci IPM, Sch Comp Sci, Tehran 1953833511, Iran
关键词
Routing; Integrated circuits; Mesh networks; Topology; Network topology; System recovery; Network-on-chip; System-on-Chip (SoC); Chip Multiprocessor (CMP); Network-on-Chip (NoC); router; crossbar; power consumption; area;
D O I
10.1109/LCA.2023.3339646
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The semiconductor industry has seen significant technological advancements, leading to an increase in the number of processing cores in a system-on-chip (SoC). To facilitate communication among the numerous on-chip cores, a network-on-chip (NoC) is employed. One of the main challenges of designing NoCs is power management since the NoC consumes a significant portion of the total power of the SoC. Among the power-intensive components of the NoC, routers stand out. We observe that some power-intensive components of routers, responsible for implementing turn in the mesh topology, are underutilized compared to others. Therefore, we propose Tulip, a turn-free low-power network-in-chip, that avoids within-router turns by removing the corresponding components from the router structure. On a turn (e.g., at the end of the current dimension), Tulip forces the packet to be ejected and then reinjects it to the next dimension channel (i.e., the beginning of the path along the next dimension). Due to its deadlock-free nature, Tulip's scheme may be used orthogonally with any deterministic, partially-adaptive, and fully-adaptive routing algorithms, and can easily be extended for any n-dimensional mesh topology. Our analysis reveals that Tulip can reduce the static power and area by 24%-50% and 25%-55%, respectively, for 2D-5D mesh routers.
引用
收藏
页码:5 / 8
页数:4
相关论文
共 50 条
  • [21] F-Bypass: A Low-Power Network-on-Chip Design Utilizing Bypass to Improve Network Connectivity
    Ouyang, Yiming
    Yuan, Shuaijie
    Li, Jianhua
    Liang, Huaguo
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2024, 20 (04)
  • [22] Low-power low-area network-on-chip architecture using adaptive electronic link buffers
    Sarathy, A.
    Kodi, A. K.
    Louri, A.
    ELECTRONICS LETTERS, 2008, 44 (08) : 512 - 513
  • [23] Low-power optical network-on-chip using low-loss multilayer silicon wire waveguide
    Jyoti Kedia
    Anurag Sharma
    Neena Gupta
    Journal of Optics, 2019, 48 : 557 - 566
  • [24] Low-power optical network-on-chip using low-loss multilayer silicon wire waveguide
    Kedia, Jyoti
    Sharma, Anurag
    Gupta, Neena
    JOURNAL OF OPTICS-INDIA, 2019, 48 (04): : 557 - 566
  • [25] 3D floorplanning of low-power and area-efficient Network-on-Chip architecture
    Xue, Licheng
    Shi, Feng
    Ji, Weixing
    Khan, Haroon-Ur-Rashid
    MICROPROCESSORS AND MICROSYSTEMS, 2011, 35 (05) : 484 - 495
  • [26] Implementing a self-timed low-power java']java accelerator for network-on-chip applications
    Liang, Zheng
    Plosila, Juha
    Yan, Lu
    Sere, Kaisa
    SEVENTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PROCEEDINGS, 2006, : 344 - +
  • [27] An Asynchronous Network-on-Chip Router with Low Standby Power
    Elshennawy, Amr
    Khatri, Sunil P.
    2014 32ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2014, : 394 - 399
  • [28] CURE: A High-Performance, Low-Power, and Reliable Network-on-Chip Design Using Reinforcement Learning
    Wang, Ke
    Louri, Ahmed
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2020, 31 (09) : 2125 - 2138
  • [29] A Unique Low Power Network-on-Chip Virtual Channel Router
    Srrayvinya, O. L. M.
    Vinodhini, M.
    Murty, N. S.
    2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC), 2017, : 30 - 34
  • [30] Dynamic Power Management with Power Network-on-Chip
    Vaisband, Inna
    Friedman, Eby G.
    2014 IEEE 12TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2014, : 225 - 228