Tulip: Turn-Free Low-Power Network-on-Chip

被引:0
|
作者
Gheibi-Fetrat, Atiyeh [1 ]
Akbarzadeh, Negar [1 ]
Hessabi, Shaahin [1 ]
Sarbazi-Azad, Hamid [1 ,2 ]
机构
[1] Sharif Univ Technol, Dept Comp Engn, Tehran 111558639, Iran
[2] Inst Res Fundamental Sci IPM, Sch Comp Sci, Tehran 1953833511, Iran
关键词
Routing; Integrated circuits; Mesh networks; Topology; Network topology; System recovery; Network-on-chip; System-on-Chip (SoC); Chip Multiprocessor (CMP); Network-on-Chip (NoC); router; crossbar; power consumption; area;
D O I
10.1109/LCA.2023.3339646
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The semiconductor industry has seen significant technological advancements, leading to an increase in the number of processing cores in a system-on-chip (SoC). To facilitate communication among the numerous on-chip cores, a network-on-chip (NoC) is employed. One of the main challenges of designing NoCs is power management since the NoC consumes a significant portion of the total power of the SoC. Among the power-intensive components of the NoC, routers stand out. We observe that some power-intensive components of routers, responsible for implementing turn in the mesh topology, are underutilized compared to others. Therefore, we propose Tulip, a turn-free low-power network-in-chip, that avoids within-router turns by removing the corresponding components from the router structure. On a turn (e.g., at the end of the current dimension), Tulip forces the packet to be ejected and then reinjects it to the next dimension channel (i.e., the beginning of the path along the next dimension). Due to its deadlock-free nature, Tulip's scheme may be used orthogonally with any deterministic, partially-adaptive, and fully-adaptive routing algorithms, and can easily be extended for any n-dimensional mesh topology. Our analysis reveals that Tulip can reduce the static power and area by 24%-50% and 25%-55%, respectively, for 2D-5D mesh routers.
引用
收藏
页码:5 / 8
页数:4
相关论文
共 50 条
  • [31] Dynamic adaptive discrete particle swarm optimization algorithm based method on low-power mapping in network-on-chip
    Liu Q.-R.
    Dai Q.-H.
    Shen J.-L.
    Zhao B.
    1600, Editorial Board of Journal on Communications (37): : 23 - 30
  • [32] Power Network-on-Chip for Scalable Power Delivery
    Vaisband, Inna
    Friedman, Eby G.
    2014 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION (SLIP), 2014,
  • [33] A Low-Power Task Mapping Method for Network on Chip
    Cao, Wenwen
    Hu, Wei
    Wang, Puzhang
    Song, Mengke
    Li, Ruomiao
    2015 CHINESE AUTOMATION CONGRESS (CAC), 2015, : 1171 - 1176
  • [34] Power Analysis for Asynchronous Network-on-Chip
    Abd El Ghany, Mohamed A.
    Reehal, Gursharan
    Ismail, Mohammed
    IEEJ TRANSACTIONS ON ELECTRICAL AND ELECTRONIC ENGINEERING, 2013, 8 : S72 - S80
  • [35] Dynamic Power Management of Network-on-Chip
    Gigli, Stefano
    Montesi, Luca Casagrande
    Primavera, Andrea
    Conti, Massimo
    VLSI CIRCUITS AND SYSTEMS IV, 2009, 7363
  • [36] Low effort, high accuracy Network-on-Chip power macro modeling
    Bona, A
    Zaccaria, V
    Zafalon, R
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 541 - 552
  • [37] Homogeneous and Heterogeneous MPSoC Architectures with Network-On-Chip Connectivity for Low-Power and Real-Time Multimedia Signal Processing
    Saponara, Sergio
    Fanucci, Luca
    VLSI DESIGN, 2012, Hindawi Limited (2012)
  • [38] Pitstop: Enabling a Virtual Network Free Network-on-Chip
    Farrokhbakht, Hossein
    Kao, Henry
    Hasan, Kamran
    Gratz, Paul, V
    Krishna, Tushar
    San Miguel, Joshua
    Jerger, Natalie Enright
    2021 27TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA 2021), 2021, : 682 - 695
  • [39] SWIFT: A Low-Power Network-On-Chip Implementing the Token Flow Control Router Architecture With Swing-Reduced Interconnects
    Postman, Jacob
    Krishna, Tushar
    Edmonds, Christopher
    Peh, Li-Shiuan
    Chiang, Patrick
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (08) : 1432 - 1446
  • [40] Adaptive Inter-router Links for Low-Power, Area-Efficient and Reliable Network-on-Chip (NoC) Architecturesacc
    Kodi, Avinash Karanth
    Sarathy, Ashwini
    Louri, Ahmed
    Wang, Janet
    PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 1 - +