Robust PLL-Based Grid Synchronization and Frequency Monitoring

被引:2
|
作者
Iov, Florin [1 ]
Zhao, Weihao [2 ]
Kerekes, Tamas [1 ]
机构
[1] Aalborg Univ, Dept Energy, DK-9220 Aalborg, Denmark
[2] Silicon Austria Labs, A-8010 Graz, Austria
关键词
distorted low-voltage grids; grid synchronization; phase-lock-loop; frequency estimation; SYSTEMS; DESIGN;
D O I
10.3390/en16196856
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
Nowadays, the penetration of inverter-based energy resources is continuously increasing in low-voltage distribution grids. Their applications cover traditional renewable energy production and energy storage but also new applications such as charging points for electric vehicles, heat pumps, electrolyzers, etc. The power ratings range from a couple of kW to hundreds of kW. Utilities have, in the last few years, reported more challenges regarding power quality in distribution grids, e.g., high harmonic content, high unbalances, large voltage and frequency excursions, etc. Phase-Lock-Loop (PLL) algorithms are typically used for grid synchronization and decoupled control of power converters connected to the grid. Most of the research within PLLs is mainly focusing on grid voltage angle estimation while the byproducts of the algorithms, e.g., frequency and voltage magnitude, are often overlooked. However, both frequency and voltage magnitude estimations are crucial for grid code compliance. Practical considerations for implementation on microcontroller boards of these algorithms are also missing in most of the cases. The present paper proposes a modified PLL algorithm based on a Synchronous Reference Frame that is suitable for both grid synchronization and frequency monitoring, i.e., the estimation of RMS phase voltages and frequencies in highly distorted distribution grids. It also provides the tuning methodology and practical considerations for implementation on commercial DSP boards. The performance of the proposed approach is assessed through simulation studies and laboratory tests under a wide range of operational conditions, showing that the proposed PLL can estimate the grid frequency, for all considered grid events, with an accuracy of less than +/- 5 mHz, which is a significant improvement on the current state-of-the-art solutions, having an accuracy of at least +/- 20 mHz or more.
引用
收藏
页数:21
相关论文
共 50 条
  • [41] Robust PLL Synchronization Unit for Grid-Feeding Converters in Micro/Weak Grids
    Eskandari, Mohsen
    Savkin, Andrey V. V.
    IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2023, 19 (04) : 5400 - 5411
  • [42] Comparison of PLL-Based and PLL-Less Vector Current Controllers
    Hoseinizadeh, S. Milad
    Ouni, Saeed
    Karimi, Houshang
    Karimi-Ghartemani, Masoud
    Lian, Kuo Lung
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2022, 10 (01) : 436 - 445
  • [43] FPGA implementation of PLL-based profile generator
    Horvat, Robert
    Jezernik, Karel
    Elektrotehniski Vestnik/Electrotechnical Review, 2009, 76 (05): : 305 - 310
  • [44] Digital PLL-based adaptive repetitive control
    Cao, Z.
    Narasimhulu, S. S.
    ISSCAA 2006: 1ST INTERNATIONAL SYMPOSIUM ON SYSTEMS AND CONTROL IN AEROSPACE AND ASTRONAUTICS, VOLS 1AND 2, 2006, : 1468 - +
  • [45] PLL-based converter controls light source
    Gottardi, M
    EDN, 1998, 43 (14) : 126 - 126
  • [46] NOVEL PLL-BASED CLOCK DISTRIBUTION SCHEME
    EMBABI, SHK
    ISLAM, KI
    ELECTRONICS LETTERS, 1993, 29 (21) : 1813 - 1814
  • [47] A PLL-based Repetitive controller for a Single-Phase Grid-connected NPC Inverter
    Lee, Nayoung
    Cho, Younghoon
    2020 IEEE PELS WORKSHOP ON EMERGING TECHNOLOGIES: WIRELESS POWER TRANSFER (WOW), 2020, : 206 - 209
  • [48] A 2.4-GHz, 3.74-mW CMOS PLL-based frequency synthesizer
    Sulaiman, MS
    2002 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2002, : 72 - 76
  • [49] A Frequency Scan Scheme for PLL-Based Locking To High-Q MEMS Resonators
    Kumar, Anjan
    Dikshit, Abhinav
    Clark, Bill
    Yan, Jeff
    2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, : 71 - 74
  • [50] Digital PLL-based frequency synthesis: effect of loop filter shape on required DCO frequency resolution
    Verheyen, K.
    Torfs, G.
    Bauwelinck, J.
    ELECTRONICS LETTERS, 2014, 50 (20) : 1425 - 1426