A FAST FOREGROUND DIGITAL CALIBRATION TECHNIQUE FOR PIPELINED ADC

被引:0
|
作者
Wang Yu [1 ,2 ]
Yang Haigang [1 ]
Cheng Xin [2 ]
Liu Fei [1 ]
Yin Tao [1 ]
机构
[1] Institute of Electronics, Chinese Academy of Sciences
[2] Graduate University of Chinese Academy of Sciences
关键词
Pipelined Analog-to-Digital Converter (ADC); Foreground digital calibration; Gain error; Error estimation;
D O I
暂无
中图分类号
TN792 [];
学科分类号
摘要
Digital calibration techniques are widely developed to cancel the non-idealities of the pipelined Analog-to-Digital Converters (ADCs). This letter presents a fast foreground digital calibration technique based on the analysis of error sources which influence the resolution of pipelined ADCs. This method estimates the gain error of the ADC prototype quickly and calibrates the ADC simultaneously in the operation time. Finally, a 10 bit, 100 Ms/s pipelined ADC is implemented and calibrated. The simulation results show that the digital calibration technique has its efficiency with fewer operation cycles.
引用
收藏
页码:445 / 450
页数:6
相关论文
共 50 条
  • [21] Background digital calibration techniques for pipelined ADC's
    Moon, UK
    Song, BS
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1997, 44 (02): : 102 - 109
  • [22] A Digital Blind Background Calibration Algorithm for Pipelined ADC
    Li, Shengjing
    Li, Weitao
    Li, Fule
    Wang, Zhihua
    Zhang, Chun
    2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,
  • [23] Digital calibration of interstage gain errors in pipelined ADC
    Peng, Jun
    Tan, Ping
    Ma, Hong
    Hu, Xiao
    Huazhong Keji Daxue Xuebao (Ziran Kexue Ban)/Journal of Huazhong University of Science and Technology (Natural Science Edition), 2010, 38 (11): : 29 - 32
  • [24] An Adaptive Digital Background Calibration Technique Using Variable Step Size LMS for Pipelined ADC
    Abou-El-Kheir, Nahla T.
    Abbas, Mohmed
    Khedr, Mohamed Essam
    2014 9TH INTERNATIONAL SYMPOSIUM ON COMMUNICATION SYSTEMS, NETWORKS & DIGITAL SIGNAL PROCESSING (CSNDSP), 2014, : 835 - 840
  • [25] Digital background calibration of charge pump based pipelined ADC
    Singh, Anil
    Agarwal, Alpana
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2016, 103 (11) : 1941 - 1953
  • [26] Digital calibration of pipelined ADC using Newton–Raphson algorithm
    Ehsan Zia
    Ebrahim Farshidi
    Abdolnabi Kosarian
    Analog Integrated Circuits and Signal Processing, 2020, 104 : 61 - 70
  • [27] A novel digital calibration technique for pipelined ADCs
    Moosazadeh, Tohid
    Yavari, Mohammad
    IEICE ELECTRONICS EXPRESS, 2010, 7 (23): : 1741 - 1746
  • [28] Foreground Digital Calibration of Non-linear Errors in Pipelined A/D Converters
    Adel, Hussein
    Dessouky, Mohamed
    Louerat, Marie-Minerve
    Gicquel, Hugo
    Haddara, Hisham
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 569 - 572
  • [29] A NOVEL DIGITAL BACKGROUND CALIBRATION TECHNIQUE FOR 16 BIT SHA-LESS MULTIBIT PIPELINED ADC
    Narula, Swina
    Vashishath, Munish
    Pandey, Sujata
    ADVANCES IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2016, 14 (05) : 571 - 582
  • [30] A Fast Digital Calibration Algorithm for Pipeline ADC
    Huang, Shangming
    Lin, Wei
    Deng, Honghui
    Yang, Gang
    PROCEEDINGS OF 2014 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID), 2014, : 60 - 63