A FAST FOREGROUND DIGITAL CALIBRATION TECHNIQUE FOR PIPELINED ADC

被引：0

作者：

Wang Yu ^{[1
,2
]}

Yang Haigang ^{[1
]}

Cheng Xin ^{[2
]}

Liu Fei ^{[1
]}

Yin Tao ^{[1
]}

机构：

[1] Institute of Electronics, Chinese Academy of Sciences

[2] Graduate University of Chinese Academy of Sciences

来源：

Journal of Electronics(China) | 2012年 / 29卷 / 05期

关键词：

Pipelined Analog-to-Digital Converter (ADC); Foreground digital calibration; Gain error; Error estimation;

D O I：

暂无

中图分类号：

TN792 [];

学科分类号：

摘要：

Digital calibration techniques are widely developed to cancel the non-idealities of the pipelined Analog-to-Digital Converters (ADCs). This letter presents a fast foreground digital calibration technique based on the analysis of error sources which influence the resolution of pipelined ADCs. This method estimates the gain error of the ADC prototype quickly and calibrates the ADC simultaneously in the operation time. Finally, a 10 bit, 100 Ms/s pipelined ADC is implemented and calibrated. The simulation results show that the digital calibration technique has its efficiency with fewer operation cycles.

引用

页码：445 / 450

页数：6

共 50 条

[31] Digital Background Calibration Techniques for Pipelined ADC Based on Comparator Dithering
Shi, Longxing
Zhao, Wei
Wu, Jianhui
Chen, Chao
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2012, 59 (04) : 239 - 243
[32] DIGITAL BACKGROUND CALIBRATION OF CAPACITOR MISMATCHES AND HARMONIC DISTORTION IN PIPELINED ADC
Wu Chubin
Zhang Zhang
Gao Shanqing
Yu Changhu
Xie Guangjun
JournalofElectronics(China), 2013, 30 (03) : 299 - 307
[33] A 14-bit Pipelined ADC with Digital Background Nonlinearity Calibration
Li, Weitao
Sun, Cao
Li, Fule
Wang, Zhihua
2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 2448 - 2451
[34] A digital calibration technique of pipelined analog-to-digital converter
School of Electronics and Information Engineering, Xi'an Jiaotong University, Xi'an 710049, China
Hsi An Chiao Tung Ta Hsueh, 2008, 8 (991-995):
[35] Digital calibration of pipelined ADC using Newton-Raphson algorithm
Zia, Ehsan
Farshidi, Ebrahim
Kosarian, Abdolnabi
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2020, 104 (01) : 61 - 70
[36] A digital calibration technique for pipelined analog-to-digital converters
Furuta, M
Kawahito, S
Miyazaki, D
IMTC 2002: PROCEEDINGS OF THE 19TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1 & 2, 2002, : 713 - 717
[37] Digital Background Calibration For Pipelined SAR ADC Based On LMS algorithm
Lei, Qing
Wu, ZhaoHui
Li, Bin
Wu, HaiJun
2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
[38] Foreground calibration technique of a pipeline ADC using capacitor ratio of Multiplying Digital-to-Analog Converter (MDAC)
Roy, Sounak
Basak, Hiranmoy
Banerjee, Swapna
MICROELECTRONICS JOURNAL, 2013, 44 (12) : 1336 - 1347
[39] A calibration technique based on sub-stages' weights of pipelined ADC
Jia, Huayu
Lv, Yuxiang
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 89 (01) : 223 - 229
[40] A calibration technique based on sub-stages’ weights of pipelined ADC
Huayu Jia
Yuxiang Lv
Analog Integrated Circuits and Signal Processing, 2016, 89 : 223 - 229

← 1 2 3 4 5 →