A FAST FOREGROUND DIGITAL CALIBRATION TECHNIQUE FOR PIPELINED ADC

被引：0
|
作者：
Wang Yu [1 ,2 ]
Yang Haigang [1 ]
Cheng Xin [2 ]
Liu Fei [1 ]
Yin Tao [1 ]
机构：
[1] Institute of Electronics, Chinese Academy of Sciences
[2] Graduate University of Chinese Academy of Sciences
来源：
Journal of Electronics(China) | 2012年 / 29卷 / 05期
关键词：
Pipelined Analog-to-Digital Converter (ADC); Foreground digital calibration; Gain error; Error estimation;
D O I：
暂无
中图分类号：
TN792 [];
学科分类号：
摘要：
Digital calibration techniques are widely developed to cancel the non-idealities of the pipelined Analog-to-Digital Converters (ADCs). This letter presents a fast foreground digital calibration technique based on the analysis of error sources which influence the resolution of pipelined ADCs. This method estimates the gain error of the ADC prototype quickly and calibrates the ADC simultaneously in the operation time. Finally, a 10 bit, 100 Ms/s pipelined ADC is implemented and calibrated. The simulation results show that the digital calibration technique has its efficiency with fewer operation cycles.
引用
收藏
页码：445 / 450
页数：6
相关论文
共 50 条
  • [41] A Self-Testing Assisted Pipelined-ADC Calibration Technique
    Huang, Jiun-Lang
    Huang, Xuan-Lun
    Kang, Ping-Ying
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 565 - 568
  • [42] MULTISCALING COEFFICIENTS TECHNIQUE FOR GAIN ERROR BACKGROUND CALIBRATION IN PIPELINED ADC
    Ning, Ning
    Sui, Zhiling
    Li, Jing
    Wu, Shuangyi
    Chen, Hua
    Xu, Shuangheng
    Yu, Qi
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (03)
  • [43] A monotonic digital calibration technique for pipelined data converters
    Law, WS
    Guo, JJ
    Peach, CT
    Helms, WJ
    Allstot, DJ
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 873 - 876
  • [44] Digital background calibration technique for pipelined analog-to-digital converters
    Liu, HC
    Lee, ZM
    Wu, JT
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 881 - 884
  • [45] Digital Calibration of Inter-Stage Nonlinear Errors in Pipelined SAR ADC
    Zhou, Yuan
    Chiu, Yun
    2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 677 - 680
  • [46] Digital Background Calibration for pipelined ADC and Implementation of Full FPGA Verification Platform
    Zhu, Yi-Long
    Yin, Yong-Sheng
    Wang, Ming
    Ni, Wei
    2012 5TH INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING (CISP), 2012, : 1435 - 1438
  • [47] A Single Channel Split ADC Structure for Digital Background Calibration in Pipelined ADCs
    Montazerolghaem, Mohammad Ali
    Moosazadeh, Tohid
    Yavari, Mohammad
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (04) : 1563 - 1567
  • [48] Digital error correction and calibration of gain non-linearities in a pipelined ADC
    Ravindran, A
    Savla, A
    Leonard, J
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 1 - 4
  • [49] A Fast Correlation Based Background Digital Calibration for Pipelined ADCs
    Yan, Chuan-Ping
    Li, Guang-Jun
    Li, Qiang
    2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2012, : 579 - 582
  • [50] All-Digital Background Calibration of a Pipelined-SAR ADC Using the "Split ADC" Architecture
    Zhou, Jingpeng
    Wang, Peng
    Luo, Zhiqiang
    Li, Fule
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
12345