An Adaptive Digital Background Calibration Technique Using Variable Step Size LMS for Pipelined ADC

被引:0
|
作者
Abou-El-Kheir, Nahla T. [1 ]
Abbas, Mohmed [2 ]
Khedr, Mohamed Essam [1 ]
机构
[1] Arab Acad Sci & Technol, Elect & Commun Dept, Alexandria, Egypt
[2] Assiut Univ, Fac Engn, Dept Elect Engn, Assiut, Egypt
关键词
pipelined analog-to-digital converters; digital background calibration; variable step size; signed variable step size; modified variable step size;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper introduces an adaptive equalization based digital background technique suitable for correcting pipelined analog to digital converter (ADC) errors. Least mean square (LMS) technique with variable step size is used for adaptation. This technique is capable of fast tracking and calibration of different linear and nonlinear pipelined ADC errors. Different variable step size LMS prototypes are investigated and their performances are compared. The least number of iterations needed for convergence is found to be 5.8 KCycle. At input frequency of 9.99 MHz and sampling rate of 100 MSample/s, the calibration technique shows 42dB improvement in SFDR and 30dB in SNDR when deployed in a 12-bit pipelined ADC Simulink model. Furthermore, DNL of +0.25/-0.7 LSB and INL of +1.22/-2.3 are detected for the calibrated signal.
引用
收藏
页码:835 / 840
页数:6
相关论文
共 50 条
  • [1] A new digital background calibration technique for pipelined ADC
    El-Sankary, K
    Sawan, M
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 5 - 8
  • [2] Digital Background Calibration For Pipelined SAR ADC Based On LMS algorithm
    Lei, Qing
    Wu, ZhaoHui
    Li, Bin
    Wu, HaiJun
    2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
  • [3] A digital background calibration technique for pipelined ADC using redundant stages
    Yoo, J
    Lee, E
    Swartzander, EE
    Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 5 - 8
  • [4] A Predetermined LMS Digital Background Calibration Technique for Pipelined ADCs
    Montazerolghaem, Mohammad Ali
    Moosazadeh, Tohid
    Yavari, Mohammad
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (09) : 841 - 845
  • [5] A digital blind background capacitor mismatch calibration technique for pipelined ADC
    El-Sankary, K
    Sawan, M
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2004, 51 (10) : 507 - 510
  • [6] True background calibration technique for pipelined ADC
    Sonkusale, S
    Van der Spiegel, J
    Nagaraj, K
    ELECTRONICS LETTERS, 2000, 36 (09) : 786 - 788
  • [7] LMS-based digital background mismatch calibration technique for SAR ADC
    Wan, Jing
    Song, Shida
    Liang, Yuhua
    MICROELECTRONICS JOURNAL, 2023, 136
  • [8] Background digital calibration techniques for pipelined ADC's
    Moon, UK
    Song, BS
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1997, 44 (02): : 102 - 109
  • [9] A Digital Blind Background Calibration Algorithm for Pipelined ADC
    Li, Shengjing
    Li, Weitao
    Li, Fule
    Wang, Zhihua
    Zhang, Chun
    2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,
  • [10] A FAST FOREGROUND DIGITAL CALIBRATION TECHNIQUE FOR PIPELINED ADC
    Wang Yu
    Yang Haigang
    Cheng Xin
    Liu Fei
    Yin Tao
    Journal of Electronics(China), 2012, 29 (05) : 445 - 450