Disrupting the DRAM roadmap with capacitor-less IGZO-DRAM technology

被引:0
|
作者
Attilio Belmonte [1 ]
Gouri Sankar Kar [1 ]
机构
[1] imec,
来源
关键词
D O I
10.1038/s44287-025-00162-w
中图分类号
学科分类号
摘要
Traditional DRAM technology, with memory bit cells consisting of one silicon transistor and one capacitor, faces major scaling challenges. A new DRAM bit cell without a capacitor and with two thin-film transistors — each with an oxide semiconductor channel such as indium-gallium-zinc-oxide — shows promises for continuing the DRAM technology roadmap, clearing the way for high-density 3D DRAM.
引用
收藏
页码:220 / 221
页数:1
相关论文
共 50 条
  • [1] FEDRAM: A capacitor-less ferroelectric DRAM cell
    Ma, TP
    Han, JP
    ULSI PROCESS INTEGRATION, 1999, 99 (18): : 89 - 91
  • [2] Capacitor-less 1-Transistor DRAM
    Fazan, P
    Okhonin, S
    Nagoga, M
    Sallese, JM
    Portmann, L
    Ferrant, R
    Kayal, M
    Pastre, M
    Blagojevic, M
    Borschberg, A
    Declercq, M
    2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 10 - 13
  • [3] A capacitor-less 1T-DRAM cell
    Okhonin, S
    Nagoga, M
    Sallese, JM
    Fazan, P
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (02) : 85 - 87
  • [4] A NOVEL CAPACITOR-LESS DRAM WITH RAISED SOURCE STRUCTURE
    Lu, Dai-Rong
    Lin, Jyi-Tsong
    Tseng, Shih-Chuan
    Lin, Po-Hsieh
    Huang, Zih-Hao
    Syu, Jyun-Min
    Wang, Yu-Chun
    Lin, Yong-Huang
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [5] A highly manufacturable capacitor-less IT-DRAM concept
    Fazan, PC
    Okhonin, S
    Nagoga, M
    Sallese, JM
    DESIGN, PROCESS INTEGRATION, AND CHARACTERIZATION FOR MICROELECTRONICS, 2002, 4692 : 489 - 502
  • [6] InGaAs Capacitor-Less DRAM Cells TCAD Demonstration
    Navarro, Carlos
    Navarro, Santiago
    Marquez, Carlos
    Donetti, Luca
    Sampedro, Carlos
    Karg, Siegfried
    Riel, H.
    Gamiz, Francisco
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2018, 6 (01): : 884 - 892
  • [7] A-RAM: Novel capacitor-less DRAM memory
    Rodriguez, Noel
    Cristoloveanu, Sorin
    Gamiz, Francisco
    2009 IEEE INTERNATIONAL SOI CONFERENCE, 2009, : 139 - +
  • [8] A 2T Dual Port Capacitor-Less DRAM
    Li, Hui
    Lin, Yinyin
    IEEE ELECTRON DEVICE LETTERS, 2014, 35 (02) : 187 - 189
  • [9] SIMULATION STUDY OF A NEW CAPACITOR-LESS DRAM WITH VERTICAL NANOMETER PILLAR
    Syu, Jyun-Min
    Lin, Jyi-Tsong
    Chang, Chan-Hsiang
    Wang, Yu-Chun
    Lu, Dai-Rong
    Lin, Yong-Huang
    Huang, Zih-Hao
    Lin, Po-Hsieh
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [10] A novel capacitor-less 2-T SOI DRAM cell
    Zhang, Guohe
    Shao, Zhibiao
    Hu, Zhigang
    2007 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, VOLS 1 AND 2, 2007, : 56 - 57