Disrupting the DRAM roadmap with capacitor-less IGZO-DRAM technology

被引：0

作者：

Attilio Belmonte ^{[1
]}

Gouri Sankar Kar ^{[1
]}

机构：

[1] imec,

来源：

Nature Reviews Electrical Engineering | 2025年 / 2卷 / 4期

关键词：

D O I：

10.1038/s44287-025-00162-w

中图分类号：

学科分类号：

摘要：

Traditional DRAM technology, with memory bit cells consisting of one silicon transistor and one capacitor, faces major scaling challenges. A new DRAM bit cell without a capacitor and with two thin-film transistors — each with an oxide semiconductor channel such as indium-gallium-zinc-oxide — shows promises for continuing the DRAM technology roadmap, clearing the way for high-density 3D DRAM.

引用

页码：220 / 221

页数：1

共 50 条

[41] Hole Trapping Phenomenon at the Grain Boundary of Thin Poly-Si Floating-Body MOSFET and Its Capacitor-Less DRAM Application
Baek, Myung-Hyun
Lee, Sang-Ho
Kwon, Dae Woong
Seo, Joo Yun
Park, Byung-Gook
JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2017, 17 (05) : 2986 - 2990
[42] Multi-Level Cell Structure for Capacitor-Less 1T DRAM With SiGe-Based Separated Data Storing Regions
Hwang, Eungi
Hyun Kim, Jang
Kim, Sangwan
Kim, Garam
IEEE ACCESS, 2025, 13 : 52528 - 52537
[43] Metal capacitor technology for application to merged DRAM-logic devices
NEC Res Dev, 3 (272-276):
[44] Chemical mechanical planarization of ruthenium for capacitor bottom electrode in dram technology
Lee, SH
Kang, YJ
Park, JG
Lee, SI
THIN FILM MATERIALS, PROCESSES, AND RELIABILITY: PLASMA PROCESSING FOR THE 100 NM NODE AND COPPER INTERCONNECTS WITH LOW-K INTER-LEVEL DIELECTRIC FILMS, 2003, 2003 (13): : 304 - 310
[45] Integration of capacitor for sub-100-nm DRAM trench technology
Lützen, J
Birner, A
Goldbach, M
Gutsche, M
Hecht, T
Jakschik, S
Orth, A
Sänger, A
Schröder, U
Seidl, H
Sell, B
Schumann, D
2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 178 - 179
[46] Current and future High-K capacitor technology for DRAM applications
Hieda, K
SEMICONDUCTOR SILICON 2002, VOLS 1 AND 2, 2002, 2002 (02): : 362 - 375
[47] A fully printable, self-aligned and planarized stacked capacitor DRAM cell technology for 1Gbit DRAM and beyond
Kohyama, Y
Ozaki, T
Yoshida, S
Ishibashi, Y
Nitta, H
Inoue, S
Nakamura, K
Aoyama, T
Imai, K
Hayasaka, N
1997 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1997, : 17 - 18
[48] An 11 Gb/s 0.376 pJ/Bit Capacitor-Less Dicode Transceiver With Pattern-Dependent Equalizations TIA Termination for Parallel DRAM Interfaces
Park, Hyunsu
Yu, Seung-Myeong
Song, Junyoung
IEEE ACCESS, 2024, 12 : 145934 - 145943
[49] A Capacitor-less 1T-DRAM Cell with Vertical Surrounding Gates Using Gate-Induced Drain-Leakage (GIDL) Current
Chung, Han Ki
Jeong, Hoon
Lee, Yeun Seung
Song, Jae Young
Kim, Jong Pil
Kim, Sang Wan
Park, Jae Hyun
Lee, Jong Duk
Shin, Hyungeheol
Park, Byung-Gook
2008 IEEE SILICON NANOELECTRONICS WORKSHOP, 2008, : 63 - +
[50] 1T-DRAM at the 22nm Technology Node and Beyond: an Alternative to DRAM with High-k Storage Capacitor
Bawedin, M.
Cristoloveanu, S.
Hubert, A.
Guegan, G.
Chang, S. J.
Sagnes, B.
Martinez, F.
Pascal, F.
Valenza, M.
Hoffmann, A.
2011 14TH INTERNATIONAL SYMPOSIUM ON ELECTRETS (ISE), 2011, : 93 - +

← 1 2 3 4 5 →