Influence of temperature inhomogeneity and trap charge on current imbalance of SiC MOSFETs

被引:0
|
作者
Guo, Chunsheng [1 ]
Li, Jiapeng [1 ]
Zhang, Yamin [1 ]
Zhu, Hui [1 ]
Zhang, Meng [1 ]
Feng, Shiwei [1 ]
机构
[1] Beijing Univ Technol, Inst Microelect, Beijing 100124, Peoples R China
关键词
Current imbalance; SiC MOSFET; Reliability; Temperature inhomogeneity; Trap charge;
D O I
10.1016/j.sse.2025.109085
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For SiC MOSFETs, either multi-chip modules or multiple discrete devices need to be connected in parallel to achieve high current capacities. However, the current imbalance that occurs in parallel applications can reduce device reliability. This paper focused on the effects of both temperature inhomogeneity and gate trap charge on the current imbalance behavior of SiC MOSFETs, and it also presented a comparison study of the effects of threshold voltage differences on the current inhomogeneity. Finally, the effects of the three factors above on the current inhomogeneity characteristics of SiC MOSFETs were compared in terms of their voltage and time dimensions. The results show that the percentage of the drain-source current imbalance due to temperature inhomogeneity for static processes can be maintained consistently at more than 10%. For dynamic processes, the percentage of the drain-source current imbalance due to temperature inhomogeneity can similarly exceed 10%.
引用
收藏
页数:7
相关论文
共 50 条
  • [21] Temperature-Dependent Mechanism of Short-Circuit Voltage Imbalance in Series-Connected SiC MOSFETs
    Du, He
    Omura, Ichiro
    Matsumoto, Shuhei
    Arai, Takuro
    2024 36TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND IC S, ISPSD 2024, 2024, : 92 - 95
  • [22] Influence of Device Parameter Variability on Current Sharing of Parallel-Connected SiC MOSFETs
    Nakamura, Yohei
    Kuroda, Naotaka
    Yamaguchi, Atsushi
    Nakahara, Ken
    Shintani, Michihiro
    Sato, Takashi
    2020 IEEE 29TH ASIAN TEST SYMPOSIUM (ATS), 2020, : 120 - 125
  • [23] Influence and Optimization of Common Branch Impedance Coupling on Current Sharing of Paralleled SiC MOSFETs
    Zhao B.
    Ke J.
    Sun P.
    Cai Y.
    Zhao Z.
    Zhongguo Dianji Gongcheng Xuebao/Proceedings of the Chinese Society of Electrical Engineering, 2022, 42 (07): : 2638 - 2649
  • [24] The temperature influence of substrate current in submicron N-channel MOSFETs
    Chen, SH
    Chen, SL
    Chung, ST
    Chen, CC
    JOURNAL DE PHYSIQUE IV, 1998, 8 (P3): : 53 - 56
  • [25] Fast Short-circuit Protection under Current Imbalance Condition for Multi-Paralleled SiC-MOSFETs
    Suzuki, Hiroshi
    Funaki, Tsuyoshi
    IEEJ Transactions on Industry Applications, 2023, 143 (01): : 35 - 45
  • [26] Fast short-circuit protection under current imbalance condition for multi-paralleled SiC-MOSFETs
    Suzuki, Hiroshi
    Funaki, Tsuyoshi
    ELECTRICAL ENGINEERING IN JAPAN, 2023, 216 (02)
  • [27] Transient Performance of SiC MOSFETs as a Function of Temperature
    Lawson, Kevin
    Bayne, Stephen B.
    IEEE TRANSACTIONS ON DIELECTRICS AND ELECTRICAL INSULATION, 2011, 18 (04) : 1124 - 1129
  • [28] Influence of Temperature on Atmospheric Neutron-Induced SEB Failure Rate for SiC MOSFETs
    Peng, Chao
    Lei, Zhifeng
    Zhang, Zhangang
    He, Yujuan
    Ma, Teng
    Cai, Zongqi
    Chen, Yiqiang
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2024, 71 (02) : 160 - 166
  • [29] Influence of the rds,on temperature dependency of SiC MOSFETs on the optimal switching cell mechanical layout
    Papadopoulos, Georgios
    Biela, Jurgen
    2023 25TH EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS, EPE'23 ECCE EUROPE, 2023,
  • [30] High Temperature Stability Evaluation of SiC MOSFETs
    Zhou, Weicheng
    Zhong, Xueqian
    Sheng, Kuang
    2014 IEEE 26TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & IC'S (ISPSD), 2014, : 305 - 308