One-hot residue coding for low delay-power product CMOS design

被引：0
|
作者：
Grand Valley State Univ, Grand Rapids, United States [1 ]
机构：
来源：
IEEE Trans Circuits Syst II Analog Digital Signal Process | / 3卷 / 303-313期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Low power VLSI CMOS circuit design
    Elmasry, MI
    ICM 2000: PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2000, : 4 - 4
  • [42] Low power Quaternary CMOS Circuit design
    Madurwar, Karuna P.
    Dakhole, P. K.
    2009 SECOND INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING AND TECHNOLOGY (ICETET 2009), 2009, : 1159 - 1163
  • [43] LOW-POWER CMOS DIGITAL DESIGN
    CHANDRAKASAN, AP
    SHENG, S
    BRODERSEN, RW
    IEICE TRANSACTIONS ON ELECTRONICS, 1992, E75C (04) : 371 - 382
  • [44] CMOS RF design - The low power dimension
    Huang, QT
    PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 161 - 166
  • [45] DESIGN OF A LOW-POWER 32K CMOS PROGRAMMABLE DELAY-LINE MEMORY
    DEJHAN, K
    DEMASSIEUX, N
    COLAVIN, O
    GALISSON, A
    ARTIERI, A
    JUTAND, F
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (01) : 234 - 238
  • [46] Design Techniques Targeting Low-Area-Power-Delay Product in Hyperbolic CORDIC Algorithm
    Aggarwal, Supriya
    Khare, Kavita
    COMPUTER JOURNAL, 2012, 55 (05): : 616 - 628
  • [47] Design of Hybrid CMOS-Memristor Combinational Circuits: Maximizing Efficiency with Low Power, Area, and Delay
    Rasheed, Haroon S.
    Nelapati, Rajeev Pankaj
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2025, 44 (04) : 2242 - 2265
  • [48] DESIGN OF D FLIP-FLOPS WITH LOW POWER-DELAY PRODUCT BASED ON FINFET
    Liao, Kai
    Cui, Xiaoxin
    Liao, Nan
    Wang, Tian
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [49] Low Power CMOS Design Technique for Power Switches Gating
    Rahman, Azizur
    Kuriakose, Eldhose
    Rajasekar, B.
    RESEARCH JOURNAL OF PHARMACEUTICAL BIOLOGICAL AND CHEMICAL SCIENCES, 2016, 7 (04): : 222 - 230
  • [50] CMOS-Based XOR Gate Design for Full Swing Output Voltage and Minimum Power Delay Product (PDP)
    Gupta, Mangaldeep
    Pandey, B. P.
    Chauhan, R. K.
    INTELLIGENT COMPUTING AND COMMUNICATION, ICICC 2019, 2020, 1034 : 99 - 107
12345