One-hot residue coding for low delay-power product CMOS design

被引：0
|
作者：
Grand Valley State Univ, Grand Rapids, United States [1 ]
机构：
来源：
IEEE Trans Circuits Syst II Analog Digital Signal Process | / 3卷 / 303-313期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] Detection and Classification of Abnormal Power Load Data by Combining One-Hot Encoding and GAN-Transformer
    Yang, Ting
    Yu, Hongyi
    Lu, Danhong
    Bai, Shengkui
    Li, Yan
    Fan, Wenyao
    Liu, Ketian
    ENERGIES, 2025, 18 (05)
  • [32] Power Delay Analysis of CMOS Reversible Gates for Low Power Application
    Majumder, Souvik
    Bhattacharyya, Shreya
    Debnath, Papiya
    Chanda, Manash
    2020 INTERNATIONAL CONFERENCE ON COMPUTATIONAL PERFORMANCE EVALUATION (COMPE-2020), 2020, : 620 - 625
  • [33] Low-voltage, low-power CMOS delay element
    Seoul Natl Univ, Seoul, Korea, Republic of
    IEEE J Solid State Circuits, 7 (966-971):
  • [34] A low-voltage, low-power CMOS delay element
    Kim, G
    Kim, MK
    Chang, BS
    Kim, W
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (07) : 966 - 971
  • [35] GROSS DELAY DEFECT EVALUATION FOR A CMOS LOGIC DESIGN SYSTEM PRODUCT
    BULA, O
    MOSER, J
    TRINKO, J
    WEISSMAN, M
    WOYTOWICH, F
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1990, 34 (2-3) : 325 - 338
  • [36] Gross delay defect evaluation for a CMOS logic design system product
    Bula, O., 1600,
  • [37] Design And Implementation Of Area- Delay-Power Efficient CSLA Based 32-Bit Array Multiplier
    Afreen, N. Fahmina
    Basha, M. Mahaboob
    Das, S. Mohan
    2017 2ND IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2017, : 1578 - 1582
  • [38] Delay Minimisation in CMOS Combinational Arithmetic Circuits for Low Power
    Dinesh, B.
    Jagadeesh, R.
    Kathirvelu, M.
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2014,
  • [39] Low power CMOS wideband receiver design
    Sung, CC
    Chou, MF
    Wu, CC
    Chen, CS
    Wen, KA
    Chang, CY
    16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 287 - 290
  • [40] LOW-POWER CMOS DIGITAL DESIGN
    CHANDRAKASAN, AP
    SHENG, S
    BRODERSEN, RW
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (04) : 473 - 484
12345