ARRAY LAYOUT METHODOLOGY FOR VLSI CIRCUITS.

被引：0
|
作者：
Krishnan, Musaravakkam S. [1 ]
Hayes, John P. [1 ]
机构：
[1] Xerox Corp, El Segundo, CA, USA, Xerox Corp, El Segundo, CA, USA
来源：
| 1600年 / C-35期
关键词：
ARRAY LAYOUT METHODOLOGY - CARRY-SAVE ADDERS - CUBE-CONNECTED CYCLES - LAYOUT SLICES;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] HYBRID CIRCUITS.
    Polden, John
    Engineering (London), 1980, 220 (03):
  • [42] COMPARISON OF HEAVY ION SOURCES USED IN COSMIC RAY SIMULATION STUDIES OF VLSI CIRCUITS.
    Stephen, J.H.
    Sanderson, T.K.
    Mapper, D.
    Farren, J.
    Harboe-Sorensen, R.
    Adams, L.
    IEEE Transactions on Nuclear Science, 1984, NS-31 (06) : 1069 - 1072
  • [43] A layout-aware synthesis methodology for RF circuits
    Vancorenland, P
    Van der Plas, G
    Steyaert, M
    Gielen, G
    Sansen, W
    ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2001, : 358 - 362
  • [44] NITRIDE-ISOLATED MOLYBDENUM-POLYSILICON GATE ELECTRODE FOR MOS VLSI CIRCUITS.
    Ito, Takashi
    Horie, Hiroshi
    Fukano, Tetsu
    Ishikawa, Hajime
    IEEE Transactions on Electron Devices, 1986, ED-33 (04) : 464 - 468
  • [45] A VLSI DESIGN DESIGN-SYNTHESIS METHODOLOGY AT THE TRANSISTOR LAYOUT LEVEL
    Bourbakis, Nikolaos
    Mortazavi, M.
    JOURNAL OF INTEGRATED DESIGN & PROCESS SCIENCE, 2005, 9 (03) : 63 - 85
  • [46] A VLSI design design-synthesis methodology at the transistor layout level
    Bourbakis, N.G., 2005, IOS Press (09):
  • [47] Satisfiability Modulo Theory Based Methodology for Floorplanning in VLSI Circuits
    Banerjee, Suchandra
    Ratna, Anand
    Roy, Suchismita
    2016 SIXTH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED 2016), 2016, : 91 - 95
  • [48] Evaluation of FFT circuits based on a three-dimensional VLSI layout model
    Kurokawa, Takakazu
    Ichijo, Yasuhiko
    Oowada, Masakatsu
    Electronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi), 1992, 75 (05): : 103 - 116
  • [49] Optically transparent switching in telecommunications using ferroelectric liquid crystals over silicon VLSI circuits.
    Crossland, WA
    Wilkinson, TD
    IEEE/LEOS 1996 SUMMER TOPICAL MEETINGS - ADVANCED APPLICATIONS OF LASERS IN MATERIALS AND PROCESSING, DIGEST, 1996, : B22 - B23
  • [50] Layout Placement Optimization with Isolation Rings for High-Voltage VLSI Circuits
    Lee, Chih-Wei
    Tseng, Hwa-Yi
    Kuo, Chi-Lien
    Liu, Chien-Nan Jimmy
    Hsia, Chin
    2017 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2017,
12345