ARRAY LAYOUT METHODOLOGY FOR VLSI CIRCUITS.

被引：0
|
作者：
Krishnan, Musaravakkam S. [1 ]
Hayes, John P. [1 ]
机构：
[1] Xerox Corp, El Segundo, CA, USA, Xerox Corp, El Segundo, CA, USA
来源：
| 1600年 / C-35期
关键词：
ARRAY LAYOUT METHODOLOGY - CARRY-SAVE ADDERS - CUBE-CONNECTED CYCLES - LAYOUT SLICES;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] METHODOLOGY VERIFICATION OF HIERARCHICALLY DESCRIBED VLSI CIRCUITS
    BAIN, IL
    GLASSER, LA
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (01) : 111 - 115
  • [32] A statistical performance simulation methodology for VLSI circuits
    Orshansky, M
    Chen, JC
    Hu, CM
    1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 402 - 407
  • [33] A design reliability methodology for CMOS VLSI circuits
    Oshiro, L
    Radojcic, R
    1995 INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP, FINAL REPORT, 1996, : 34 - 39
  • [34] Design automation of VLSI integrated circuits. Part 3 - Routing Methods.
    Kozminski, Krzysztof A.
    Swit, Alfred
    Elektronika Warszawa, 1988, 29 (03): : 8 - 12
  • [35] COMPUTER MODELLING OF POLYSILICON-CONTACTED EMITTER BIPOLAR TRANSISTORS FOR VLSI CIRCUITS.
    Bradley, Susan M.
    Doherty, J.G.
    Microelectronics Journal, 1987, 18 (04) : 5 - 14
  • [36] Buyer Integrates. Cooperation in Shaping of Wiring Layout in the Manufacture of Integrated Circuits.
    Renschke, Joachim
    Elektronikpraxis, 1981, 16 (10): : 50 - 52
  • [37] DEPENDENCE OF LATCH-UP SENSITIVITY ON LAYOUT FEATURES IN CMOS INTEGRATED CIRCUITS.
    Song, Y.
    Cable, J.S.
    Vu, K.N.
    Witteles, A.A.
    IEEE Transactions on Nuclear Science, 1986, NS-33 (06)
  • [38] MINIMUM SEPARATION LAYOUT FOR CMOS CIRCUITS REALIZING TREE-SHAPE MONOTONE DECREASING LOGIC CIRCUITS.
    Manabe, Yoshifumi
    Hagihara, Ken'ichi
    Tokura, Nobuki
    1600, (17):
  • [39] Telephone circuits.
    Perry, J
    PROCEEDINGS OF THE PHYSICAL SOCIETY OF LONDON, 1910, 22 : 0252 - 0272
  • [40] RECEIVER CIRCUITS.
    Crispi, F.J.
    Ritchie, L.C.
    Swietek, D.J.
    IBM technical disclosure bulletin, 1983, 25 (09): : 4832 - 4833
12345