Efficient parallel VLSI architecture for matrix multiplication like algorithms

被引：0
|
作者：
Lafage, Anne
Jutand, Francis
机构：
来源：
International Workshop on Algorithms and Parallel VLSI Architectures | 1991年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Algorithms and parallel VLSI architectures
    Moonen, M
    Catthoor, F
    INTEGRATION-THE VLSI JOURNAL, 1995, 20 (01) : 1 - 2
  • [42] An efficient VLSI architecture for full-search block matching algorithms
    Lee, CY
    Lu, MC
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1997, 15 (03): : 275 - 282
  • [43] An Efficient VLSI Architecture for Full-Search Block Matching Algorithms
    Chen-Yi Lee
    Mei-Cheng Lu
    Journal of VLSI signal processing systems for signal, image and video technology, 1997, 15 : 275 - 282
  • [44] Efficient VLSI architecture for the parallel dictionary LZW data compression algorithm
    Safieh, Malek
    Freudenberger, Juergen
    IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (05) : 576 - 583
  • [45] A parallel VLSI architecture of Kalman-filter-based algorithms for signal reconstruction
    Massicotte, D
    INTEGRATION-THE VLSI JOURNAL, 1999, 28 (02) : 185 - 196
  • [46] EFFICIENT PARALLEL PIPELINABLE VLSI ARCHITECTURE FOR FINDING THE MAXIMUM BINARY NUMBER
    DANESHGARAN, F
    YAO, K
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1994, 141 (06): : 527 - 534
  • [47] Algorithms for Matrix Multiplication via Sampling and Opportunistic Matrix Multiplication
    Harris, David G.
    ALGORITHMICA, 2024, 86 (09) : 2822 - 2844
  • [48] Bandwidth Optimized Parallel Algorithms for Sparse Matrix-Matrix Multiplication using Propagation Blocking
    Gu, Zhixiang
    Moreira, Jose
    Edelsohn, David
    Azad, Ariful
    PROCEEDINGS OF THE 32ND ACM SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES (SPAA '20), 2020, : 293 - 303
  • [49] A Parallel matrix multiplication algorithm for some Cauchy-like matrices
    Zhang, Jieyuan
    Li, Shengguo
    Cheng, Lizhi
    2014 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMMUNICATIONS AND COMPUTING (ICSPCC), 2014, : 796 - 799
  • [50] A VLSI ARCHITECTURE FOR MATRIX TRANSPOSITION
    KANOPOULOS, N
    MICROPROCESSING AND MICROPROGRAMMING, 1985, 16 (2-3): : 191 - 192
12345