Efficient parallel VLSI architecture for matrix multiplication like algorithms

被引：0
|
作者：
Lafage, Anne
Jutand, Francis
机构：
来源：
International Workshop on Algorithms and Parallel VLSI Architectures | 1991年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [11] Parallel Transpose of Matrix Multiplication Based on the Tiling Algorithms
    Kim, Minwoo
    Jang, Yong J.
    Ro, Won W.
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [12] Computationally efficient parallel matrix-matrix multiplication on the torus
    Zekri, Ahmed S.
    Sedukhin, Stanislav G.
    HIGH-PERFORMANCE COMPUTING, 2008, 4759 : 219 - 226
  • [13] REALIZATION OF PARALLEL ALGORITHMS OF LOGICAL INFERENCE ON A VLSI ARRAY ARCHITECTURE
    GORDIYENKO, YK
    ZAKHAROV, VN
    MIRONOV, AY
    SOVIET JOURNAL OF COMPUTER AND SYSTEMS SCIENCES, 1987, 25 (04): : 1 - 41
  • [14] Parallel algorithms for robot path planning with simpler VLSI architecture
    Arock, Michael
    Ponalagusamy, R.
    INTERNATIONAL JOURNAL OF COMPUTER APPLICATIONS IN TECHNOLOGY, 2006, 26 (03) : 157 - 163
  • [15] VLSI SYSTEMS FOR MATRIX MULTIPLICATION
    CHENG, KH
    SAHNI, S
    LECTURE NOTES IN COMPUTER SCIENCE, 1985, 206 : 428 - 456
  • [16] An efficient parallel architecture for matrix computations
    Pedram, Ardavan
    Daneshtalab, Masoud
    Fakhraie, Sied Mehdi
    24TH NORCHIP CONFERENCE, PROCEEDINGS, 2006, : 171 - +
  • [17] AN EFFICIENT PARALLEL ALGORITHM FOR MATRIX-VECTOR MULTIPLICATION
    HENDRICKSON, B
    LELAND, R
    PLIMPTON, S
    INTERNATIONAL JOURNAL OF HIGH SPEED COMPUTING, 1995, 7 (01): : 73 - 88
  • [18] Design of a Massively Parallel Computing Architecture for Dense Matrix Multiplication
    Jose, Wilson
    Silva, Ana Rita
    Vestias, Mario
    Neto, Horacio
    2013 IEEE 4TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2013,
  • [19] Large Matrix Multiplication on a Novel Heterogeneous Parallel DSP Architecture
    Sohl, Joar
    Wang, Jian
    Liu, Dake
    ADVANCED PARALLEL PROCESSING TECHNOLOGIES, PROCEEDINGS, 2009, 5737 : 408 - 419
  • [20] A Proposed FPGA-based Parallel Architecture for Matrix Multiplication
    Qasim, Syed Manzoor
    Abbasi, Shuja Ahmad
    Almashary, Bandar
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1763 - 1766
12345