Efficient parallel VLSI architecture for matrix multiplication like algorithms

被引：0
|
作者：
Lafage, Anne
Jutand, Francis
机构：
来源：
International Workshop on Algorithms and Parallel VLSI Architectures | 1991年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] Matrix Multiplication Algorithms
    Thabet, Khaled
    AL-Ghuribi, Sumaia
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2012, 12 (02): : 74 - 79
  • [32] Parallel Matrix Multiplication
    Tomikj, Nikola
    Gusev, Marjan
    2018 41ST INTERNATIONAL CONVENTION ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONICS AND MICROELECTRONICS (MIPRO), 2018, : 204 - 209
  • [33] AN EFFICIENT VLSI ARCHITECTURE FOR MATRIX BASED RNS BACKWARD CONVERTER
    Rayapudi, Bhavana
    Raju, I. B. K.
    Chary, Gnaneshwara
    Deekonda, Pranay
    Ummadisetti, Prashanth
    INTERNATIONAL CONFERENCE ON COMPUTATIONAL MODELLING AND SECURITY (CMS 2016), 2016, 85 : 271 - 277
  • [34] SPLATT: Efficient and Parallel Sparse Tensor-Matrix Multiplication
    Smith, Shaden
    Ravindran, Niranjay
    Sidiropoulos, Nicholas D.
    Karypis, George
    2015 IEEE 29TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS), 2015, : 61 - 70
  • [35] Novel implementations of parallel matrix multiplication algorithms using optical buses
    Li, KQ
    Pan, Y
    Zheng, SQ
    INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-IV, PROCEEDINGS, 1998, : 1212 - 1220
  • [36] Scalable parallel graph algorithms with matrix–vector multiplication evaluated with queries
    Wellington Cabrera
    Carlos Ordonez
    Distributed and Parallel Databases, 2017, 35 : 335 - 362
  • [37] Parallel Algorithms for Sparse Matrix Multiplication and Join-Aggregate Queries
    Hu, Xiao
    Yi, Ke
    PODS'20: PROCEEDINGS OF THE 39TH ACM SIGMOD-SIGACT-SIGAI SYMPOSIUM ON PRINCIPLES OF DATABASE SYSTEMS, 2020, : 411 - 425
  • [38] Charge-mode parallel architecture for matrix-vector multiplication
    Genov, R
    Cauwenberghs, G
    PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 506 - 509
  • [39] Charge-mode parallel architecture for vector-matrix multiplication
    Genov, R
    Cauwenberghs, G
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2001, 48 (10): : 930 - 936
  • [40] PARALLEL ALGORITHMS FOR VLSI ROUTING
    JAJA, J
    INTEGRATION-THE VLSI JOURNAL, 1991, 12 (03) : 305 - 320
12345