SAMPLE-AND-HOLD CIRCUIT WITH ENHANCED LINEARITY.

被引：0

作者：

Plekhanov, V.S. ^{[1
]}

Sidorov, V.M. ^{[1
]}

Shakhtsheider, V.G. ^{[1
]}

机构：

[1] Novosibirsk Electrical Engineering, Inst, Novosibirsk, USSR, Novosibirsk Electrical Engineering Inst, Novosibirsk, USSR

来源：

| 1600年 / 28期

关键词：

DATA CONVERSION; ANALOG TO DIGITAL - Equipment - ELECTRONIC CIRCUITS; DIGITAL; -; Applications;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

A sample-and-hold circuit designed for use with general-purpose analog-digital converters is described. The circuit has a sampling time of 0. 5 mu equals sec, a decay rate of less than equivalent to 0. 15 v/sec under normal conditions, an output-signal variation of plus or minus 3 v, an error of less than equivalent to 0. 1%, and a supply-instability suppression factor of greater than equivalent to 65 db.

引用

共 50 条

[31] A SIMPLE ALL-ENHANCEMENT NMOS SAMPLE-AND-HOLD CIRCUIT
JAMAL, H
HOLMES, FE
INTERNATIONAL JOURNAL OF ELECTRONICS, 1983, 54 (01) : 121 - 126
[32] A FULLY DIFFERENTIAL SAMPLE-AND-HOLD CIRCUIT FOR HIGH-SPEED APPLICATIONS
NICOLLINI, G
CONFALONIERI, P
SENDEROWICZ, D
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (05) : 1461 - 1465
[33] A spatial sampling based 13.3 Gs/s sample-and-hold circuit
Sun, Jiwei
Wang, Haibo
Wang, Pingshan
REVIEW OF SCIENTIFIC INSTRUMENTS, 2014, 85 (09):
[34] Measuring of slowly changing AC signals without sample-and-hold circuit
Petrovic, P
Marjanovic, S
Stevanovic, M
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2000, 49 (06) : 1245 - 1248
[35] SAMPLE-AND-HOLD LEVELING SYSTEM
LARSON, RK
HEWLETT-PACKARD JOURNAL, 1983, 34 (05): : 7 - 7
[36] CMOS switched-op-amp-based sample-and-hold circuit
Dai, L
Harjani, R
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (01) : 109 - 113
[37] C-MOS SWITCH SPEEDS UP SAMPLE-AND-HOLD CIRCUIT
BUCHANAN, JE
ELECTRONICS, 1973, 46 (20): : 127 - 128
[38] High-speed high-resolution sample-and-hold circuit
Yang, Bin
Yin, Xiumei
Yang, Huazhong
Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2007, 28 (10): : 1642 - 1646
[39] A CMOS mixed-mode sample-and-hold circuit for pipelined ADCs
Jiang, Shan
Do, Manh Anh
Yeo, Kiat Seng
VLSI-SOC: RESEARCH TRENDS IN VLSI AND SYSTEMS ON CHIP, 2008, : 81 - 99
[40] CMOS Sample-and-Hold Circuit Using Current Conveyor Analogue Switch
Nonthaputha, Thanat
Kumngern, Montree
Lerkvaranyu, Somkiat
2016 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS), 2016, : 66 - 69

← 1 2 3 4 5 →