SAMPLE-AND-HOLD CIRCUIT WITH ENHANCED LINEARITY.

被引：0

作者：

Plekhanov, V.S. ^{[1
]}

Sidorov, V.M. ^{[1
]}

Shakhtsheider, V.G. ^{[1
]}

机构：

[1] Novosibirsk Electrical Engineering, Inst, Novosibirsk, USSR, Novosibirsk Electrical Engineering Inst, Novosibirsk, USSR

来源：

| 1600年 / 28期

关键词：

DATA CONVERSION; ANALOG TO DIGITAL - Equipment - ELECTRONIC CIRCUITS; DIGITAL; -; Applications;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

A sample-and-hold circuit designed for use with general-purpose analog-digital converters is described. The circuit has a sampling time of 0. 5 mu equals sec, a decay rate of less than equivalent to 0. 15 v/sec under normal conditions, an output-signal variation of plus or minus 3 v, an error of less than equivalent to 0. 1%, and a supply-instability suppression factor of greater than equivalent to 65 db.

引用

共 50 条

[21] Sample-and-hold circuit with dynamic switch leakage compensation
Zou, L.
Pathrose, J.
Chai, K. T. C.
Je, M.
Xu, Y. P.
ELECTRONICS LETTERS, 2013, 49 (21) : 1323 - 1325
[22] Sample-and-Hold Circuit Incorporating Bipolar Transistors.
Peltz, Guenter
Elektronikpraxis, 1975, 10 (12):
[23] Low power and high speed sample-and-hold circuit
Trivedi, Ronak
IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS,, 2006, : 453 - 456
[24] CMOS switched-OpAmp based sample-and-hold circuit
Dai, L
Harjani, R
ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : 476 - 479
[25] PRINCIPLE AND APPLICATIONS OF AN AUTOCHARGE-COMPENSATED SAMPLE-AND-HOLD CIRCUIT
SHIMA, T
ITAKURA, T
YAMADA, S
MINAMIZAKI, H
ISHIOKA, T
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (08) : 906 - 912
[26] Comprehensive Analysis of Distortion in the Passive FET Sample-and-Hold Circuit
Iizuka, Tetsuya
Ito, Takaaki
Abidi, Asad A.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (04) : 1157 - 1173
[27] A current-mode CMOS sample-and-hold circuit for ADC
Mahatthumthanant, Phinet
Kamsri, Thawatchai
Petchmaneelumka, Wandee
Sungicabunchoo, Tiparat
Riewruja, Vanchai
2006 SICE-ICASE INTERNATIONAL JOINT CONFERENCE, VOLS 1-13, 2006, : 2819 - +
[28] A current-mode sample-and-hold circuit with high accuracy
Ozkilic, Mustafa Cem
Minaei, Shahram
Turkoz, Sait
2007 9TH INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS, VOLS 1-3, 2007, : 180 - +
[29] PRECISION SAMPLE-AND-HOLD CIRCUIT DRIVES OUTPUT WITH A CURRENT SOURCE
ALGRA, T
WOLTERS, PJJA
ELECTRONIC DESIGN, 1978, 26 (01) : 154 - 154
[30] A sample-and-hold current measurement integrated circuit for neural recording
Ang, S. S.
Hoque, M. R.
Chen, C. -C
Woodward, D.
INTERNATIONAL JOURNAL OF ELECTRONICS, 2006, 93 (12) : 793 - 803

← 1 2 3 4 5 →