共 50 条
- [41] An Efficient Architecture for 2-D Lifting-based Discrete Wavelet Transform ICIEA: 2009 4TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-6, 2009, : 3658 - 3661
- [43] Bit-level systolic imlementation of 1-D and 2-D discrete wavelet transform IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2005, 152 (01): : 25 - 32
- [44] Efficient systolic architecture for vlsi realization of 2-D hartley-like transform 1600, Acta Press (35):
- [46] A Unified FPGA-Based System Architecture for 2-D Discrete Wavelet Transform JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2013, 71 (02): : 123 - 142
- [47] A Fast Parallel VLSI Architecture for Lifting Based 2-D Discrete Wavelet Transform IECON 2004: 30TH ANNUAL CONFERENCE OF IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOL 2, 2004, : 1258 - 1262
- [48] A Unified FPGA-Based System Architecture for 2-D Discrete Wavelet Transform Journal of Signal Processing Systems, 2013, 71 : 123 - 142