Systolic array architecture for 2-D inverse wavelet transform

被引：0
|
作者：
Singh, J. [1 ]
Antoniou, A. [1 ]
Shpak, D.J. [1 ]
机构：
[1] Univ of Victoria, Victoria, Canada
来源：
IEEE Pacific RIM Conference on Communications, Computers, and Signal Processing - Proceedings | 1999年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：193 / 196
相关论文
共 50 条
  • [31] A programmable parallel VLSI architecture for 2-D discrete wavelet transform
    Chen, CY
    Yang, ZL
    Wang, TC
    Chen, LG
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2001, 28 (03): : 151 - 163
  • [32] VLSI systolic array architecture for the lattice structure of the discrete wavelet transform
    Reyes, CEC
    Bruguera, JD
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 605 - 608
  • [33] VLSI Implementation of Discrete Wavelet Transform using Systolic Array Architecture
    Sumanth, S. Sankar
    Kutty, K. A. Narayanan
    Advances in Computer and Informatiom Sciences and Engineering, 2008, : 467 - 472
  • [34] Analysis and VLSI architecture for 1-D and 2-D discrete wavelet transform
    Huang, CT
    Tseng, PC
    Chen, LG
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2005, 53 (04) : 1575 - 1586
  • [35] A high-performance tree-block pipelining architecture for separable 2-D inverse discrete wavelet transform
    Shiau, YH
    Jou, JM
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2003, E86D (10): : 1966 - 1975
  • [36] An efficient line-based architecture for 2-D discrete wavelet transform
    Gao, ZR
    Xiong, CY
    2005 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2005, : 1322 - 1325
  • [37] Efficient line-based architecture for 2-D discrete wavelet transform
    Xiong, Cheng-Yi
    Tian, Jin-Wen
    Liu, Jian
    OPTICAL ENGINEERING, 2006, 45 (03)
  • [38] Parallel architecture for 2-D discrete wavelet transform with low energy consumption
    Ishihara, Nozomi
    Abe, Koki
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (08) : 2068 - 2075
  • [39] A parallel architecture for the 2-D discrete wavelet transform with integer lifting scheme
    Ferretti, M
    Rizzo, D
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2001, 28 (03): : 165 - 185
  • [40] A Parallel Architecture for the 2-D Discrete Wavelet Transform with Integer Lifting Scheme
    M. Ferretti
    D. Rizzo
    Journal of VLSI signal processing systems for signal, image and video technology, 2001, 28 : 165 - 185
12345