共 50 条
- [3] A systolic array architecture for 2-D discrete Hartley transform 6TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL XIII, PROCEEDINGS: CONCEPTS AND APPLICATIONS OF SYSTEMICS, CYBERNETICS AND INFORMATICS III, 2002, : 434 - 440
- [5] A novel efficient VLSI architecture of 2-D discrete wavelet transform 2008 FOURTH INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION HIDING AND MULTIMEDIA SIGNAL PROCESSING, PROCEEDINGS, 2008, : 647 - 650
- [7] Systolic Array Based VLSI Architecture For High Throughput 2-D Discrete Wavelet Transform 2016 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2016, : 100 - 103
- [8] A novel VLSI architecture for 2-d discrete wavelet transform ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 40 - 43
- [9] A Vlsi Architecture for Separable 2-D Discrete Wavelet Transform Journal of VLSI signal processing systems for signal, image and video technology, 1998, 18 : 125 - 140
- [10] A VLSI architecture for separable 2-D Discrete Wavelet Transform JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1998, 18 (02): : 125 - 140