Influence of well profile and gate length on the ESD performance of a fully silicided 0.25 μm CMOS technology

被引：0
|
作者：
IMEC, Leuven, Belgium [1 ]
机构：
来源：
IEEE Trans Compon Packag Manuf Technol Part C | / 4卷 / 286-294期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] MICROWAVE PERFORMANCE OF 0.25-MU-M GATE LENGTH HIGH ELECTRON-MOBILITY TRANSISTORS
    MISHRA, UK
    PALMATEER, SC
    CHAO, PC
    SMITH, PM
    HWANG, JCM
    IEEE ELECTRON DEVICE LETTERS, 1985, 6 (03) : 142 - 145
  • [32] Optimization of deep well gate-controlled dual direction SCR device for ESD protection in 0.5 μm CMOS process
    Wang, Yang
    Jin, Xiangliang
    Can, Shengguo
    Peng, Yan
    Luo, Jun
    Yang, Jun
    SOLID-STATE ELECTRONICS, 2019, 161
  • [33] Prediction of CMOS transistor performance at 0.10 mu m gate length using tuned simulations
    Sridhar, S
    Mehrotra, M
    Rodder, M
    Nandakumar, M
    Chen, IC
    MICROELECTRONIC DEVICE TECHNOLOGY, 1997, 3212 : 208 - 219
  • [34] Sheet resistance requirements for the source/drain regions of 0.11 mu m gate length CMOS technology
    Mehrotra, M
    Chatterjee, A
    Chen, IC
    MICROELECTRONIC DEVICE TECHNOLOGY, 1997, 3212 : 162 - 170
  • [35] Highly robust 0.25-mu m single-poly-gate CMOS with inter-well deep trenches
    Inokawa, H
    Okazaki, Y
    Nishimura, K
    Date, S
    Ishihara, T
    Mizusawa, T
    Miyake, M
    Kobayashi, T
    Tsuchiya, T
    1996 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1996, : 218 - 219
  • [36] A HIGH-PERFORMANCE 0.25-MU-M CMOS TECHNOLOGY .1. DESIGN AND CHARACTERIZATION
    CHANG, WH
    DAVARI, B
    WORDEMAN, MR
    TAUR, Y
    HSU, CCH
    RODRIGUEZ, MD
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (04) : 959 - 966
  • [37] High performance 27 nm gate length CMOS device with EOT 1.4nm gate oxynitride and strained technology
    Xu, QX
    He, X
    Liu, M
    Han, ZS
    Chen, BQ
    Yin, HX
    Lin, G
    Zhu, YJ
    Ye, TC
    Wu, DX
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 47 - 52
  • [38] Sub-0.25 mu m single N+-polycide gate CMOS technology for 2.5V applications
    Ma, ZJ
    Choi, JY
    Lien, CD
    1996 54TH ANNUAL DEVICE RESEARCH CONFERENCE DIGEST, 1996, : 16 - 17
  • [39] A fully integrated 5.5 GHz cross-coupled VCO with high output power using 0.25μm CMOS technology
    Dang, J.
    Noculak, A.
    Haddadinejad, S.
    Jungemann, C.
    Meinerzhagen, B.
    2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2014, : 255 - 258
  • [40] A 2.5 GHz Radiation Hard Fully Self-biased PLL using 0.25 μm SOS-CMOS technology
    Ghosh, Partha Pratim
    Xiao, E.
    2009 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2009, : 121 - 124
12345