Influence of well profile and gate length on the ESD performance of a fully silicided 0.25 μm CMOS technology

被引：0
|
作者：
IMEC, Leuven, Belgium [1 ]
机构：
来源：
IEEE Trans Compon Packag Manuf Technol Part C | / 4卷 / 286-294期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [11] A 0.25 mu m gate length CMOS technology for 1V low power applications - Device design and power/performance considerations
    Nandakumar, M
    Chatterjee, A
    Stacey, G
    Chen, IC
    1996 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1996, : 68 - 69
  • [12] Analysis of failure mechanism on gate-silicided and gate-non-silicided, drain/source silicide-hlocked ESD NMOSFETs in a 65nm bulk CMOS technology
    Li, Junjun
    Alvarez, David
    Chatty, Kiran
    Abou-Khalil, Michel J.
    Gauthier, Robert
    Russ, Christian
    Seguin, Christopher
    Halbach, Ralph
    IPFA 2006: PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2006, : 276 - +
  • [13] Novel titanium salicide technology for 0.25 mu m dual gate CMOS
    Kotaki, H
    Nakano, M
    Kakimoto, S
    Uda, K
    Sato, Y
    SHARP TECHNICAL JOURNAL, 1995, (63): : 38 - 43
  • [14] A high performance 0.25 mu m CMOS technology for fast SRAMs
    Hayden, JD
    McNelly, TF
    Perera, AH
    Pfiester, JR
    Subramanian, CK
    Thompson, MA
    MICROELECTRONIC DEVICE AND MULTILEVEL INTERCONNECTION TECHNOLOGY II, 1996, 2875 : 148 - 163
  • [15] Building in reliability with latch-up, ESD and hot carrier effects on 0.25 μm CMOS technology
    Leroux, C
    Salome, P
    Reimbold, C
    Blachier, D
    Guegan, G
    Bonis, M
    MICROELECTRONICS AND RELIABILITY, 1998, 38 (10): : 1547 - 1552
  • [16] PERFORMANCE OF A SCALED SI GATE N-WELL CMOS TECHNOLOGY
    ZIMMER, G
    FIEDLER, H
    HOEFFLINGER, B
    NEUBERT, E
    VOGT, H
    ELECTRONICS LETTERS, 1981, 17 (18) : 666 - 667
  • [17] A Ti salicide process for 0.10 mu m gate length CMOS technology
    Kittl, JA
    Hong, QZ
    Rodder, M
    Prinslow, DA
    Misium, GR
    1996 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1996, : 14 - 15
  • [18] A high performance 1.5V, 0.10μm gate length CMOS technology with scaled copper metallization
    Gilbert, P
    Yang, I
    Pettinato, C
    Angyal, M
    Boeck, B
    Fu, C
    VanGompel, T
    Tiwari, R
    Sparks, T
    Clark, W
    Dang, C
    Mendonca, J
    Chu, B
    Lucas, K
    Kling, M
    Roman, B
    Park, E
    Huang, F
    Woods, M
    Rose, D
    McGuffin, K
    Nghiem, A
    Banks, E
    McNelly, T
    Feng, C
    Sturtevant, J
    De, H
    Das, A
    Veeraraghavan, S
    Nkansah, F
    Bhat, M
    INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 1013 - 1016
  • [19] A HIGH-PERFORMANCE 0.25-MU-M CMOS TECHNOLOGY .2. TECHNOLOGY
    DAVARI, B
    CHANG, WH
    PETRILLO, KE
    WONG, CY
    MOY, D
    TAUR, Y
    WORDEMAN, MR
    SUN, JYC
    HSU, CCH
    POLCARI, MR
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (04) : 967 - 975
  • [20] SCR device with dynamic holding voltage for on-chip ESD protection in a 0.25-μm fully salicided CMOS process
    Ker, MD
    Chen, ZP
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (10) : 1731 - 1733
12345