A high performance 1.5V, 0.10μm gate length CMOS technology with scaled copper metallization

被引：13

作者：

Gilbert, P ^{[1
]}

Yang, I ^{[1
]}

Pettinato, C ^{[1
]}

Angyal, M ^{[1
]}

Boeck, B ^{[1
]}

Fu, C ^{[1
]}

VanGompel, T ^{[1
]}

Tiwari, R ^{[1
]}

Sparks, T ^{[1
]}

Clark, W ^{[1
]}

Dang, C ^{[1
]}

Mendonca, J ^{[1
]}

Chu, B ^{[1
]}

Lucas, K ^{[1
]}

Kling, M ^{[1
]}

Roman, B ^{[1
]}

Park, E ^{[1
]}

Huang, F ^{[1
]}

Woods, M ^{[1
]}

Rose, D ^{[1
]}

McGuffin, K ^{[1
]}

Nghiem, A ^{[1
]}

Banks, E ^{[1
]}

McNelly, T ^{[1
]}

Feng, C ^{[1
]}

Sturtevant, J ^{[1
]}

De, H ^{[1
]}

Das, A ^{[1
]}

Veeraraghavan, S ^{[1
]}

Nkansah, F ^{[1
]}

Bhat, M ^{[1
]}

机构：

[1] Motorola Inc, Networking & Comp Syst Grp, Austin, TX 78721 USA

来源：

INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST | 1998年

关键词：

D O I：

10.1109/IEDM.1998.746526

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A high performance 0.10 mu m gate length CMOS technology has been developed with six levels of scaled copper interconnects. Transistors of 0.10 mu m-0.13 mu m gate length with physical 3 nm gate oxides and 0.175 mu m local interconnect features are optimized for 1.5V operation to achieve a 15 ps unloaded ring oscillator delay. Complementary Phase Shift Masks (c:PSM) for superior gate control and Low-K dielectrics for reduced coupling capacitance enable an aggressive (>15%) linear shrink of the previous generation copper-based technology [1]. Critical technology layer pitches summarized in Table 1 enable fabrication of 4.5 mu m(2) 6T-SRAM cells.

引用

页码：1013 / 1016

页数：4

共 50 条

[1] A 0.10μm gate length CMOS technology with 30Å gate dielectric for 1.0V-1.5V applications
Rodder, M
Hanratty, M
Rogers, D
Laaksonen, T
Hu, JC
Murtaza, S
Chao, CP
Hattangady, S
Aur, S
Amerasekera, A
Chen, IC
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 223 - 226
[2] A sub-0.18 mu m gate length CMOS technology for high performance (1.5V) and low power (1.0V)
Rodder, M
Hong, QZ
Nandakumar, M
Aur, S
Hu, JC
Chen, IC
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 563 - 566
[3] A high performance 1.8V, 0.20μm CMOS technology with copper metallization
Venkatesan, S
Gelatos, AV
Misra, V
Smith, B
Islam, R
Cope, J
Wilson, B
Tuttle, D
Cardwell, R
Anderson, S
Angyal, M
Bajaj, R
Capasso, C
Crabtree, P
Das, S
Farkas, J
Filipiak, S
Fiordalice, B
Freeman, M
Gilbert, PV
Herrick, M
Jain, A
Kawasaki, H
King, C
Klein, J
Lii, T
Reid, K
Saaranen, T
Simpson, C
Sparks, T
Tsui, P
Venkatraman, R
Watts, D
Weitzman, EJ
Woodruff, R
Yang, I
Bhat, N
Hamilton, G
Yu, Y
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 769 - 772
[4] ±1.5v high performance CMOS rail to rail voltage follower
Kasemsuwan, V
Boonyaporn, P
Thanachayanont, A
APCCAS 2002: ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2002, : 425 - 428
[5] A Ti salicide process for 0.10 mu m gate length CMOS technology
Kittl, JA
Hong, QZ
Rodder, M
Prinslow, DA
Misium, GR
1996 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1996, : 14 - 15
[6] Prediction of CMOS transistor performance at 0.10 mu m gate length using tuned simulations
Sridhar, S
Mehrotra, M
Rodder, M
Nandakumar, M
Chen, IC
MICROELECTRONIC DEVICE TECHNOLOGY, 1997, 3212 : 208 - 219
[7] Integration of multi-level copper metallization into a high performance sub-0.25μm CMOS technology
Venkatesan, S
Venkatraman, R
Jain, A
Mendonca, J
Anderson, S
Angyal, M
Capasso, C
Cope, J
Crabtree, P
Das, S
Farkas, J
Filipiak, S
Fiordalice, B
Hamilton, G
Herrick, M
Kawasaki, H
Islam, R
King, C
Klein, J
Lii, T
Misra, V
Reid, K
Simpson, C
Smith, B
Sparks, T
Watts, D
Weitzman, EJ
Wilson, B
ICCDCS 98: PROCEEDINGS OF THE 1998 SECOND IEEE INTERNATIONAL CARACAS CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, 1998, : 146 - 152
[8] High-k gate dielectrics for scaled CMOS technology
Ma, TP
SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 297 - 302
[9] PERFORMANCE OF A SCALED SI GATE N-WELL CMOS TECHNOLOGY
ZIMMER, G
FIEDLER, H
HOEFFLINGER, B
NEUBERT, E
VOGT, H
ELECTRONICS LETTERS, 1981, 17 (18) : 666 - 667
[10] A 1.2V, 0.1μm gate length CMOS technology:: Design and process issues
Rodder, M
Hattangady, S
Yu, N
Shiau, W
Nicollian, P
Laaksonen, T
Chao, CP
Mehrotra, M
Lee, C
Murtaza, S
Aur, S
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 623 - 626

← 1 2 3 4 5 →