Prediction of CMOS transistor performance at 0.10 mu m gate length using tuned simulations

被引：0
|
作者：
Sridhar, S
Mehrotra, M
Rodder, M
Nandakumar, M
Chen, IC
机构：
来源：
MICROELECTRONIC DEVICE TECHNOLOGY | 1997年 / 3212卷
关键词：
0.10 mu m CMOS; tuned simulator; scaled CMOS technology; predictive simulation; MOSFET design;
D O I：
10.1117/12.284594
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Predictive device simulation is essential in order to improve MOSFET design, and reduce development time and costs. In this paper, the results of a simulation study carried out to predict the performance of N and P channel MOSFETs having a physical gate length of 0.10 mu m at supply voltages of 1.2 and 1.5 V are presented. The study was used to determine the feasibility of the FOM [1] goal for scaled 0.10 mu m CMOS, and to identify the values of key device parameters (the external source drain resistance (Rext), poly-gate doping, etc) which would improve device performance.
引用
收藏
页码：208 / 219
页数：12
相关论文
共 50 条
  • [1] A Ti salicide process for 0.10 mu m gate length CMOS technology
    Kittl, JA
    Hong, QZ
    Rodder, M
    Prinslow, DA
    Misium, GR
    1996 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1996, : 14 - 15
  • [2] Prediction of deep sub-micron CMOS transistor performance and comparison with projected performance trends using tuned simulations
    Sridhar, S
    Chao, CP
    Mehrotra, M
    Nandakumar, M
    Chen, IC
    MICROELECTRONIC DEVICE TECHNOLOGY II, 1998, 3506 : 234 - 242
  • [3] A high performance 1.5V, 0.10μm gate length CMOS technology with scaled copper metallization
    Gilbert, P
    Yang, I
    Pettinato, C
    Angyal, M
    Boeck, B
    Fu, C
    VanGompel, T
    Tiwari, R
    Sparks, T
    Clark, W
    Dang, C
    Mendonca, J
    Chu, B
    Lucas, K
    Kling, M
    Roman, B
    Park, E
    Huang, F
    Woods, M
    Rose, D
    McGuffin, K
    Nghiem, A
    Banks, E
    McNelly, T
    Feng, C
    Sturtevant, J
    De, H
    Das, A
    Veeraraghavan, S
    Nkansah, F
    Bhat, M
    INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 1013 - 1016
  • [4] 0.25 MU-M GATE LENGTH CMOS DEVICES FOR CRYOGENIC OPERATION
    KOGA, J
    TAKAHASHI, M
    NIIYAMA, H
    IWASE, M
    FUJISAKI, M
    TORIUMI, A
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (07) : 1179 - 1183
  • [5] INVERTER PERFORMANCE OF 0.10 MU-M CMOS OPERATING AT ROOM-TEMPERATURE
    INABA, S
    MIZUNO, T
    IWASE, M
    TAKAHASHI, M
    NIIYAMA, H
    HAZAMA, H
    YOSHIMI, M
    TORIUMI, A
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (12) : 2399 - 2404
  • [6] A 0.10μm gate length CMOS technology with 30Å gate dielectric for 1.0V-1.5V applications
    Rodder, M
    Hanratty, M
    Rogers, D
    Laaksonen, T
    Hu, JC
    Murtaza, S
    Chao, CP
    Hattangady, S
    Aur, S
    Amerasekera, A
    Chen, IC
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 223 - 226
  • [7] Influence of well profile and gate length on the ESD performance of a fully silicided 0.25 mu m CMOS technology
    Bock, K
    Russ, C
    Badenes, G
    Groeseneken, G
    Deferm, L
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS 1997, 1997, : 308 - 315
  • [8] 0.25 mu m CMOS gate array
    Sawada, H
    Ino, M
    Takeya, K
    Sakai, T
    NTT REVIEW, 1997, 9 (04): : 65 - 70
  • [9] A HIGH-PERFORMANCE 0.22-MU-M GATE CMOS TECHNOLOGY
    OKAZAKI, Y
    KOBAYASHI, T
    MIYAKE, M
    MATSUDA, T
    SAKUMA, K
    KAWAI, Y
    TAKAHASHI, M
    1989 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1989, : 13 - 14
  • [10] High performance 0.15 mu m single gate Co salicide CMOS
    Yoshitomi, T
    Ohguro, T
    Saito, M
    Ono, M
    Morifuji, E
    Momose, HS
    Iwai, H
    1996 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1996, : 34 - 35
12345