Influence of well profile and gate length on the ESD performance of a fully silicided 0.25 μm CMOS technology

被引：0
|
作者：
IMEC, Leuven, Belgium [1 ]
机构：
来源：
IEEE Trans Compon Packag Manuf Technol Part C | / 4卷 / 286-294期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] A Fully-integrated High Power Wideband Power Amplifier in 0.25 μm CMOS SOS Technology
    Chen, Jing-Hwa
    Helmi, Sultan R.
    Nobbe, Dan
    Mohammadi, Saeed
    2013 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST (IMS), 2013,
  • [22] Influence of body contact on the ESD protection performance in 0.35μm Partially-Depleted SOI Salicided CMOS Technology
    Wang, Zhongfang
    Xie, Chengmin
    Yue, Hongju
    Wu, Longsheng
    Liu, Youbao
    MANUFACTURING SCIENCE AND TECHNOLOGY, PTS 1-8, 2012, 383-390 : 7025 - 7031
  • [23] High frequency performance of a fully depleted 0.25-mu m SOICMOS technology
    Rathman, DD
    Burns, JA
    Chen, CL
    Berger, R
    Soares, AM
    Mathews, RH
    1999 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-4, 1999, : 577 - 580
  • [24] DEVICE CHARACTERIZATION OF A HIGH-PERFORMANCE 0.25-MU-M CMOS TECHNOLOGY
    WOERLEE, PH
    JUFFERMANS, CAH
    LIFKA, H
    MANDERS, WH
    POMP, HG
    PAULZEN, GM
    WALKER, AJ
    WOLTJER, R
    MICROELECTRONIC ENGINEERING, 1992, 19 (1-4) : 21 - 24
  • [25] A HIGH-PERFORMANCE 0.22-MU-M GATE CMOS TECHNOLOGY
    OKAZAKI, Y
    KOBAYASHI, T
    MIYAKE, M
    MATSUDA, T
    SAKUMA, K
    KAWAI, Y
    TAKAHASHI, M
    1989 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1989, : 13 - 14
  • [26] Effect of plasma damage on gate oxide grown on nitrogen implanted silicon substrate for 0.25μm CMOS technology
    Misra, D
    Jarwal, RK
    PLASMA ETCHING PROCESSES FOR SUB-QUARTER MICRON DEVICES, PROCEEDINGS, 2000, 99 (30): : 159 - 166
  • [27] THEORETICAL-STUDY OF SEUS IN 0.25-MU-M FULLY-DEPLETED CMOS SOI TECHNOLOGY
    BRISSET, C
    DOLLFUS, P
    MUSSEAU, O
    LERAY, JL
    HESTO, P
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1994, 41 (06) : 2297 - 2303
  • [28] A 1.2V, 0.1μm gate length CMOS technology:: Design and process issues
    Rodder, M
    Hattangady, S
    Yu, N
    Shiau, W
    Nicollian, P
    Laaksonen, T
    Chao, CP
    Mehrotra, M
    Lee, C
    Murtaza, S
    Aur, S
    INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 623 - 626
  • [29] A novel 0.15 mu m CMOS technology using W/WNx/polysilicon gate electrode and Ti silicided source/drain diffusions
    Takagi, MT
    Miyashita, K
    Koyama, H
    Nakajima, K
    Miyano, K
    Akasaka, Y
    Hiura, Y
    Inaba, S
    Azuma, A
    Koike, H
    Yoshimura, H
    Suguro, K
    Ishiuchi, H
    IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 455 - 458
  • [30] A 0.10μm gate length CMOS technology with 30Å gate dielectric for 1.0V-1.5V applications
    Rodder, M
    Hanratty, M
    Rogers, D
    Laaksonen, T
    Hu, JC
    Murtaza, S
    Chao, CP
    Hattangady, S
    Aur, S
    Amerasekera, A
    Chen, IC
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 223 - 226
12345