Influence of well profile and gate length on the ESD performance of a fully silicided 0.25 μm CMOS technology

被引：0
|
作者：
IMEC, Leuven, Belgium [1 ]
机构：
来源：
IEEE Trans Compon Packag Manuf Technol Part C | / 4卷 / 286-294期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Influence of well profile and gate length on the ESD performance of a fully silicided 0.25 mu m CMOS technology
    Bock, K
    Russ, C
    Badenes, G
    Groeseneken, G
    Deferm, L
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS 1997, 1997, : 308 - 315
  • [2] Influence of gate length on ESD-performance for deep submicron CMOS technology
    Bock, K
    Keppens, B
    De Heyn, V
    Groeseneken, G
    Ching, LY
    Naem, A
    MICROELECTRONICS RELIABILITY, 2001, 41 (03) : 375 - 383
  • [3] Influence of gate length on ESD-performance for deep sub micron CMOS technology
    Bock, K
    Keppens, B
    De Heyn, V
    Groeseneken, G
    Ching, LY
    Naem, A
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS, 1999, 1999, : 95 - 104
  • [4] A BENDING N-WELL BALLAST LAYOUT TO IMPROVE ESD ROBUSTNESS IN FULLY-SILICIDED CMOS TECHNOLOGY
    Wen, Yong-Ru
    Ker, Ming-Dou
    Chen, Wen-Yi
    2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2010, : 857 - 860
  • [5] Substrate-triggered SCR device for on-chip ESD protection in fully silicided sub-0.25-μm CMOS process
    Ker, MD
    Hsu, KC
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (02) : 397 - 405
  • [6] Design optimization of gate-silicided ESD NMOSFETs in a 45 nm bulk CMOS technology
    Alvarez, David
    Chatty, Kiran
    Russ, Christian
    Abou-Khalil, Michel J.
    Li, Junjun
    Gauthier, Robert
    Esmark, Kai
    Halbach, Ralph
    Seguin, Christopher
    MICROELECTRONICS RELIABILITY, 2009, 49 (12) : 1417 - 1423
  • [7] Fully silicided metal gates for high-performance CMOS technology: A review
    Maszara, WP
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2005, 152 (07) : G550 - G555
  • [8] Influence of novel MOS varactors on the performance of a fully integrated UMTS VCO in standard 0.25-μm CMOS technology
    Maget, J
    Tiebout, M
    Kraus, R
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (07) : 953 - 958
  • [9] Novel titanium salicide technology for 0.25 μm dual gate CMOS
    1600, Sharp Corp, Tenri-shi, Japan
  • [10] 0.25 MU-M GATE LENGTH CMOS DEVICES FOR CRYOGENIC OPERATION
    KOGA, J
    TAKAHASHI, M
    NIIYAMA, H
    IWASE, M
    FUJISAKI, M
    TORIUMI, A
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (07) : 1179 - 1183
12345