Power and area minimization by reorganizing CMOS complex-gates

被引：0
|
作者：
Toshiba Corp, Kawasaki-shi, Japan [1 ]
机构：
来源：
IEICE Trans Fund Electron Commun Comput Sci | / 3卷 / 312-320期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
10
引用
收藏
相关论文
共 50 条
  • [41] On quantifying the figures of merit of power-gating for leakage power minimization in nanometer CMOS circuits
    Sathanur, A.
    Calimera, A.
    Pullini, A.
    Benini, L.
    Macii, A.
    Macii, E.
    Poncino, M.
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 2761 - +
  • [42] Simultaneous power fluctuation and average power minimization during nano-CMOS behavioral synthesis
    Mohanty, Saraju P.
    Kougianos, Elias
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 577 - +
  • [43] Distribution feeder reconfiguration for complex power loss minimization
    Njazi, K. R.
    Farooqi, M. R.
    Arora, C. M.
    Surana, S. L.
    EEESD '07: PROCEEDINGS OF THE 3RD IASME/WSEAS INTERNATIONAL CONFERENCE ON ENERGY, ENVIRONMENT, ECOSYSTEMS AND SUSTAINABLE DEVELOPMENT, 2007, : 498 - 506
  • [44] Why area might reduce power in nanoscale CMOS
    Beckett, P
    Goldstein, SC
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2329 - 2332
  • [45] Low Power and Low Area CMOS Capacitance Multiplier
    Bonteanu, Gabriel
    Cracan, Arcadie
    CAS 2018 PROCEEDINGS: 2018 INTERNATIONAL SEMICONDUCTOR CONFERENCE, 2018, : 161 - 164
  • [46] Finite state machine state assignment for area and power minimization
    El-Maleh, Aiman
    Sait, Sadiq M.
    Khan, Faisal Nawaz
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5303 - +
  • [47] FPGAs with Reconfigurable Threshold Logic Gates for Improved Performance, Power and Area
    Wagle, Ankit
    Yang, Jinghua
    Dengi, Aykut
    Vrudhula, Sarma
    2018 28TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2018, : 256 - 259
  • [48] Dynamic and short-circuit power of CMOS gates driving lossless transmission lines
    Ismail, YI
    Friedman, EG
    Neves, JL
    PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 39 - 44
  • [49] Incorporating voltage fluctuations of the power distribution network into the transient analysis of CMOS logic gates
    Tang, KT
    Friedman, EG
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2002, 31 (03) : 249 - 259
  • [50] Dynamic power model of CMOS gates driving transmission lines based on Fourier analysis
    Li, Xiao-Chun
    Mao, Jun-Fa
    Yin, Wen-Yan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (02) : 594 - 600
12345