Power and area minimization by reorganizing CMOS complex-gates

被引：0
|
作者：
Toshiba Corp, Kawasaki-shi, Japan [1 ]
机构：
来源：
IEICE Trans Fund Electron Commun Comput Sci | / 3卷 / 312-320期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
10
引用
收藏
相关论文
共 50 条
  • [31] Synthesizing CMOS circuits for speed-power product minimization
    Vijayakumar, P.
    Gunavathi, K.
    ELEKTRONIKA IR ELEKTROTECHNIKA, 2007, (03) : 27 - 30
  • [32] Noise Power Minimization in CMOS Brain-Chip Interfaces
    Stevenazzi, Lorenzo
    Baschirotto, Andrea
    Zanotto, Giorgio
    Vallicelli, Elia Arturo
    De Matteis, Marcello
    BIOENGINEERING-BASEL, 2022, 9 (02):
  • [33] Power-delay modeling of dynamic CMOS gates for circuit optimization
    Rossello, JL
    Segura, J
    ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2001, : 494 - 499
  • [34] Power Dissipation Associated to Internal Effect Transitions in Static CMOS Gates
    Millan, Alejandro
    Juan, Jorge
    Bellido, Manuel J.
    Guerrero, David
    Ruiz-de-Clavijo, Paulino
    Viejo, Julian
    INTEGRATED CIRCUIT AND SYSTEMS DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2009, 5349 : 389 - 398
  • [35] SHORT-CIRCUIT POWER DISSIPATION ESTIMATION FOR CMOS LOGIC GATES
    VEMURU, SR
    SCHEINBERG, N
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1994, 41 (11): : 762 - 765
  • [36] Estimation of short-circuit power dissipation for static CMOS gates
    Hirata, A
    Onodera, H
    Tamaru, K
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1996, E79A (03) : 304 - 311
  • [37] THE EFFECTS OF TRANSISTOR SOURCE-TO-GATE BRIDGING FAULTS IN COMPLEX CMOS GATES
    VISWESWARAN, GS
    ALI, AM
    LALA, PK
    HARTMANN, CRP
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (06) : 893 - 896
  • [38] Area-Efficient CMOS Implementation of NCL Gates for XOR-AND/OR Dominated Circuits
    Caberos, Aileen
    Huang, Shu-Chuan
    Cheng, Fu-Chiung
    2017 IEEE ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIMEASIA), 2017, : 37 - 40
  • [39] On the Design of New Low-Power CMOS Standard Ternary Logic Gates
    Doostaregan, Akbar
    Moaiyeri, Mohammad Hossein
    Navi, Keivan
    Hashemipour, Omid
    15TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS 2010), 2010, : 115 - 120
  • [40] Body-bias regulator for ultra low power multifunction CMOS gates
    Granhaug, Kristian
    Aunet, Snorre
    Lande, Tor Sverre
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1255 - +
12345