Improve test compression ratio and reduce test power of EFDR codes by scan chain reconfiguration

被引：0
|
作者：
Department of Computer Science and Technology, Peking University, Beijing 100871, China [1 ]
不详 [2 ]
机构：
来源：
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao | 2009年 / 9卷 / 1290-1297期
关键词：
Chains;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Analysis of test application time for test data compression methods based on compression codes
    Chandra, A
    Chakrabarty, K
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2004, 20 (02): : 199 - 212
  • [42] Low Power Scan Chain Reordering Method with Limited Routing Congestion for Code-based Test Data Compression
    Kim, Dooyoung
    Ansari, M. Adil
    Jung, Jihun
    Park, Sungju
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2016, 16 (05) : 582 - 594
  • [43] Scan Power Reduction for Linear Test Compression Schemes Through Seed Selection
    Chen, Mingjing
    Orailoglu, Alex
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (12) : 2170 - 2183
  • [44] Low-Power Test in Compression-Based Reconfigurable Scan Architectures
    Almukhaizim, Sobeeh
    Mohammad, Mohammad
    Khajah, Mohammad
    SBCCI 2010: 23RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2010, : 55 - 60
  • [45] Low-power test in compression-based reconfigurable scan architectures
    Almukhaizim, Sobeeh
    Mohammad, Mohammad
    Alquraishi, Eman
    KUWAIT JOURNAL OF SCIENCE & ENGINEERING, 2011, 38 (2B): : 175 - 195
  • [46] RL-Huffman encoding for test compression and power reduction in scan applications
    Nourani, M
    Tehranipour, MH
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2005, 10 (01) : 91 - 115
  • [47] Optimal scan tree construction with test vector modification for test compression
    Miyase, K
    Kajihara, S
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 136 - 141
  • [48] A New Scan Architecture for Both Low Power Testing and Test Volume Compression Under SOC Test Environment
    Hong-Sik Kim
    Sungho Kang
    Michael S. Hsiao
    Journal of Electronic Testing, 2008, 24 : 365 - 378
  • [49] A new scan architecture for both low power testing and test volume compression under SOC test environment
    Kim, Hong-Sik
    Kang, Sungho
    Hsiao, Michael S.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2008, 24 (04): : 365 - 378
  • [50] Test Compression for Circuits with Multiple Scan Chains
    Novak, Ondrej
    Jenicek, Jiri
    Rozkovec, Martin
    2015 16TH LATIN-AMERICAN TEST SYMPOSIUM (LATS), 2015,
12345