Improve test compression ratio and reduce test power of EFDR codes by scan chain reconfiguration

被引：0
|
作者：
Department of Computer Science and Technology, Peking University, Beijing 100871, China [1 ]
不详 [2 ]
机构：
来源：
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao | 2009年 / 9卷 / 1290-1297期
关键词：
Chains;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] Reducing SoC test time and test power in hierarchical scan test: Scan architecture and algorithms
    Devanathan, V. R.
    Ravikumar, C. P.
    Kamakoti, V.
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 351 - +
  • [32] Improve the Testability with In-Circuit Test and Boundary Scan Test
    Mizuno T.
    Journal of Japan Institute of Electronics Packaging, 2021, 24 (07) : 653 - 658
  • [33] Efficient Low-power Scan Test Method based on Exclusive Scan and Scan Chain Reordering
    Kim, Dooyoung
    Kim, Jinuk
    Ibtesam, Muhammad
    Solangi, Umair Saeed
    Park, Sungju
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2020, 20 (04) : 390 - 404
  • [34] Reducing average and peak test power through scan chain modification
    Sinanoglu, O
    Bayraktaroglu, I
    Orailoglu, A
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2003, 19 (04): : 457 - 467
  • [35] Reducing power dissipation during test using scan chain disable
    Sankaralingam, R
    Pouya, B
    Touba, NA
    19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2001, : 319 - 324
  • [36] A routability constrained scan chain ordering technique for test power reduction*
    Huang, X-L.
    Huang, J. -L.
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 648 - 652
  • [37] Reducing Average and Peak Test Power Through Scan Chain Modification
    Ozgur Sinanoglu
    Ismet Bayraktaroglu
    Alex Orailoglu
    Journal of Electronic Testing, 2003, 19 : 457 - 467
  • [38] A low power deterministic test using scan chain disable technique
    You, Zhiqiang
    Iwagaki, Tsuyoshi
    Inoue, Michiko
    Fujiwara, Hideo
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2006, E89D (06) : 1931 - 1939
  • [39] Test scheduling and scan-chain division under power constraint
    Larsson, E
    Peng, Z
    10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 259 - 264
  • [40] Analysis of Test Application Time for Test Data Compression Methods Based on Compression Codes
    Anshuman Chandra
    Krishnendu Chakrabarty
    Journal of Electronic Testing, 2004, 20 : 199 - 212
12345