Improve test compression ratio and reduce test power of EFDR codes by scan chain reconfiguration

被引：0
|
作者：
Department of Computer Science and Technology, Peking University, Beijing 100871, China [1 ]
不详 [2 ]
机构：
来源：
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao | 2009年 / 9卷 / 1290-1297期
关键词：
Chains;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] A Generic Framework for Scan Capture Power Reduction in Test Compression Environment
    Liu, Xiao
    Yuan, Feng
    Xu, Qiang
    2008 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 1055 - 1055
  • [22] Low power test compression technique for designs with multiple scan chains
    Shi, YH
    Togawa, N
    Kimura, S
    Yanagisawa, M
    Ohtsuki, T
    14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 386 - 389
  • [23] A compression improvement technique for low-power scan test data
    Song, Jaehoon
    Yi, Hyunbean
    Hwang, Doochan
    Park, Sungju
    TENCON 2006 - 2006 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2006, : 1835 - +
  • [24] On Reducing Test Power, Volume and Routing Cost by Chain Reordering and Test Compression Techniques
    Lin, Chia-Yi
    Hsu, Li-Chung
    Chen, Hung-Ming
    IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (03): : 369 - 378
  • [25] Compression/scan co-design for reducing test data volume, scan-in power dissipation and test application time
    Hu, Y
    Han, YH
    Li, XW
    Li, HW
    Wen, XQ
    11TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, 2005, : 175 - 182
  • [26] Compression/scan co-design for reducing test data volume, scan-in power dissipation, and test application time
    Hu, Yu
    Han, Yinhe
    Li, Xiaowei
    Li, Huawei
    Wen, Xiaoqing
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2006, E89D (10) : 2616 - 2625
  • [27] Automated Optimization of Scan Chain Structure for Test Compression-Based Designs
    Dhotre, Harshad
    Dehbashi, Mehdi
    Pfannkuchen, Ulrike
    Hofmann, Klaus
    2016 IEEE 25TH ASIAN TEST SYMPOSIUM (ATS), 2016, : 185 - 190
  • [28] Test compression for scan circuits using scan polarity adjustment and pinpoint test relaxation
    Doi, Yasumi
    Kajihara, Seiji
    Wen, Xiaoqing
    Li, Lei
    Chakrabarty, Krishnendu
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 59 - 64
  • [29] Low Power Scan Chain Design: A Solution for an Efficient Tradeoff Between Test Power and Scan Routing
    Girard, Patrick
    Bonhomme, Yannick
    JOURNAL OF LOW POWER ELECTRONICS, 2005, 1 (01) : 85 - 95
  • [30] Design Techniques with Multiple Scan Compression CoDecs for Low Power and High Quality Scan Test
    Jain, Arvind
    Subramanian, Sundarrajan
    Parekhji, Rubin A.
    Ravi, Srivaths
    JOURNAL OF LOW POWER ELECTRONICS, 2011, 7 (04) : 502 - 515
12345