Congestion-Driven Multilevel Full-Chip Routing Framework

被引：0
|
作者：
Yao, Hailong [1 ]
Cai, Yici [1 ]
Hong, Xianlong [1 ]
机构：
[1] Department of Computer Science and Technology, Tsinghua University, Beijing, 100084, China
来源：
Tsinghua Science and Technology | 2008年 / 13卷 / 06期
关键词：
D O I：
10.1016/S1007-0214(08)72210-7
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：843 / 849
相关论文
共 50 条
  • [41] A congestion-driven buffer planner with space reservation
    Huang, Hsin-Hsiung
    Chen, Yung-Ching
    Hsieh, Tsai-Ming
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5435 - +
  • [42] X-Route: An X-architecture full-chip multilevel router
    Chang, Chen-Feng
    Chang, Yao-Wen
    20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 229 - +
  • [43] Novel full-chip gridless routing considering double-via insertion
    Chen, Huang-Yu
    Chiang, Mei-Fang
    Chang, Yao-Wen
    Chen, Lumdo
    Han, Brian
    43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 755 - +
  • [44] A Full-Chip ESD Simulation Flow
    Poon, Steven S.
    Sreedhar, Kushal
    Joshi, Chinmay
    Escalante, Marco
    2015 37TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2015,
  • [45] Congestion-driven transmission expansion in competitive power markets
    Shrestha, GB
    Fonseka, PAJ
    IEEE TRANSACTIONS ON POWER SYSTEMS, 2004, 19 (03) : 1658 - 1665
  • [46] Congestion-driven placement improvement using cell spreading
    Yang, Ling
    Zhou, Qiang
    Hong, Xianlong
    2006 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1-4: VOL 1: SIGNAL PROCESSING, 2006, : 2415 - 2419
  • [47] Full-chip source and mask optimization
    Tsai, Min-Chun
    Hsu, Stephen
    Chen, Luoqi
    Lu, Yen-Wen
    Li, Jiangwei
    Chen, Frank
    Chen, Hong
    Tao, Jun
    Chen, Been-Der
    Feng, Hanying
    Wong, William
    Yuan, Wei
    Li, Xiaoyang
    Li, Zhipan
    Li, Liang
    Dover, Russell
    Liu, Hua-yu
    Koonmen, Jim
    OPTICAL MICROLITHOGRAPHY XXIV, 2011, 7973
  • [48] Asynchronous parallel Genetic Algorithm for congestion-driven placement technique
    Yoshikawa, M
    Terai, H
    THIRD ACIS INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING RESEARCH, MANAGMENT AND APPLICATIONS, PROCEEDINGS, 2005, : 130 - 136
  • [49] Full-chip verification of UDSM designs
    Saleh, R
    Overhauser, D
    Taylor, S
    1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 453 - 460
  • [50] Congestion-Driven Transmission Planning Considering the Impact of Generator Expansion
    Tor, Osman
    Guven, Ali
    Shahidehpour, Mohammad
    2008 IEEE POWER & ENERGY SOCIETY GENERAL MEETING, VOLS 1-11, 2008, : 4740 - 4740
12345