Congestion-Driven Multilevel Full-Chip Routing Framework

被引:0
|
作者
Yao, Hailong [1 ]
Cai, Yici [1 ]
Hong, Xianlong [1 ]
机构
[1] Department of Computer Science and Technology, Tsinghua University, Beijing, 100084, China
关键词
D O I
10.1016/S1007-0214(08)72210-7
中图分类号
学科分类号
摘要
引用
收藏
页码:843 / 849
相关论文
共 50 条
  • [31] Full-Chip Routing System for Reducing Cu CMP & ECP Variation
    Jia, Yanming
    Cai, Yici
    Hong, Xianlong
    SBCCI 2008: 21ST SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2008, : 10 - 15
  • [32] Dynamic tree reconstruction with application to timing-constrained congestion-driven global routing
    Yan, JT
    Lee, CF
    Chen, YH
    19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 147 - 152
  • [33] A full-chip 3D computational lithography framework
    Liu, Peng
    Zhang, Zhengfan
    Lan, Song
    Zhao, Qian
    Feng, Mu
    Liu, Hua-yu
    Vellanki, Venu
    Lu, Yen-wen
    OPTICAL MICROLITHOGRAPHY XXV, PTS 1AND 2, 2012, 8326
  • [34] Minimum shield insertion on full-chip RLC crosstalk budgeting routing
    Hung, Peng-Yang
    Lou, Ying-Shu
    Li, Yih-Lang
    ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2008, : 514 - 519
  • [35] Minimum Shield Insertion on Full-Chip RLC Crosstalk Budgeting Routing
    Hung, Peng-Yang
    Lou, Ying-Shu
    Li, Yih-Lang
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2009, E92A (03) : 880 - 889
  • [36] Multilevel congestion control routing algorithm for network-on-chip
    School of Electronic Information, Wuhan University, Wuhan 430079, China
    不详
    Beijing Youdian Daxue Xuebao, 2007, 5 (91-94):
  • [37] Congestion-driven codesign of power and signal networks
    Su, HH
    Hu, J
    Sapatnekar, SS
    Nassif, SR
    39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 64 - 69
  • [38] Full-chip reliability analysis
    Rochel, S
    Steele, G
    Lloyd, JR
    Hussain, SZ
    Overhauser, D
    1998 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 36TH ANNUAL, 1998, : 356 - 362
  • [39] Full-chip harmonic balance
    Long, D
    Melville, R
    Ashby, K
    Horton, B
    PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, : 379 - 382
  • [40] Full-chip reliability analysis
    Overhauser, D
    Lloyd, JR
    Rochel, S
    Steele, G
    Hussain, SZ
    MICROELECTRONICS AND RELIABILITY, 1998, 38 (6-8): : 851 - 859