共 50 条
- [31] Full-Chip Routing System for Reducing Cu CMP & ECP Variation SBCCI 2008: 21ST SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2008, : 10 - 15
- [32] Dynamic tree reconstruction with application to timing-constrained congestion-driven global routing 19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 147 - 152
- [33] A full-chip 3D computational lithography framework OPTICAL MICROLITHOGRAPHY XXV, PTS 1AND 2, 2012, 8326
- [34] Minimum shield insertion on full-chip RLC crosstalk budgeting routing ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2008, : 514 - 519
- [36] Multilevel congestion control routing algorithm for network-on-chip Beijing Youdian Daxue Xuebao, 2007, 5 (91-94):
- [37] Congestion-driven codesign of power and signal networks 39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 64 - 69
- [38] Full-chip reliability analysis 1998 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 36TH ANNUAL, 1998, : 356 - 362
- [39] Full-chip harmonic balance PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, : 379 - 382