Congestion-Driven Multilevel Full-Chip Routing Framework

被引：0
|
作者：
Yao, Hailong [1 ]
Cai, Yici [1 ]
Hong, Xianlong [1 ]
机构：
[1] Department of Computer Science and Technology, Tsinghua University, Beijing, 100084, China
来源：
Tsinghua Science and Technology | 2008年 / 13卷 / 06期
关键词：
D O I：
10.1016/S1007-0214(08)72210-7
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：843 / 849
相关论文
共 50 条
  • [21] Multilevel timing-constrained full-chip routing in hierarchical quad-grid model
    Yan, Jin-Tai
    Chen, Yen-Hsiang
    Lee, Chia-Fang
    Huang, Ming-Ching
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5439 - +
  • [22] Full-chip routing optimization with RLC crosstalk budgeting
    Xiong, JJ
    He, L
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (03) : 366 - 377
  • [23] CONGESTION-DRIVEN DENDRITIC GROWTH
    Maury, Bertrand
    Roudneff-Chupin, Aude
    Santambrogio, Filippo
    DISCRETE AND CONTINUOUS DYNAMICAL SYSTEMS, 2014, 34 (04) : 1575 - 1604
  • [24] A novel wire-density-driven full-chip routing system for CMP variation control
    Chen, Huang-Yu
    Chou, Szu-Jui
    Wang, Sheng-Lung
    Chang, Yao-Wen
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2009, 28 (01) : 193 - 206
  • [25] Binary shortest path routing for congestion-driven max-min fairness
    Cao, J
    DCABES 2002, PROCEEDING, 2002, : 365 - 368
  • [26] Full-chip routing considering double-via insertion
    Chen, Huang-Yu
    Chiang, Mei-Fang
    Chang, Yao-Wen
    Chen, Lumdo
    Han, Brian
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (05) : 844 - 857
  • [27] Dynamic tree reconstruction with application to timing-constrained congestion-driven global routing
    Yan, JT
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2006, 153 (02): : 117 - 129
  • [28] A Novel Wire-Density-Driven Full-Chip Routing System for CMP Variation. Control
    Chen, Huang-Yu
    Chou, Szu-Jui
    Wang, Sheng-Lung
    Chang, Yao-Wen
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (02) : 193 - 206
  • [29] Full-chip OPC
    Arthur, Graham
    Martin, Bryan
    European Semiconductor, 1999, 21 (02):
  • [30] Congestion-Driven Floorplanning with Module Reshaping
    Lin, Yu-Cheng
    Chen, Shin-Jia
    Chen, Ping-Liang
    Huang, Hsin-Hsiung
    PROCEEDINGS OF THE 12TH WSEAS INTERNATIONAL CONFERENCE ON CIRCUITS: NEW ASPECTS OF CIRCUITS, 2008, : 391 - +
12345