Congestion-Driven Multilevel Full-Chip Routing Framework

被引：0
|
作者：
Yao, Hailong [1 ]
Cai, Yici [1 ]
Hong, Xianlong [1 ]
机构：
[1] Department of Computer Science and Technology, Tsinghua University, Beijing, 100084, China
来源：
Tsinghua Science and Technology | 2008年 / 13卷 / 06期
关键词：
D O I：
10.1016/S1007-0214(08)72210-7
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：843 / 849
相关论文
共 50 条
  • [1] Congestion-Driven Multilevel Full-Chip Routing Framework
    姚海龙
    蔡懿慈
    洪先龙
    Tsinghua Science and Technology, 2008, (06) : 843 - 849
  • [2] Congestion-driven W-shape multilevel full-chip routing framework*
    Yao, Hailong
    Cai, Yici
    Hong, Xianlong
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5447 - +
  • [3] Congestion and performance driven full-chip scalable routing framework
    Yao, HL
    Cai, YC
    Hong, XL
    Zhou, Q
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 768 - 771
  • [4] MR: A new framework for multilevel full-chip routing
    Chang, YW
    Lin, SP
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (05) : 793 - 800
  • [5] Novel framework for multilevel full-chip gridless routing*
    Chen, Tai-Chen
    Chang, Yao-Wen
    Lin, Shyh-Chang
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 636 - 641
  • [6] Full-chip scalable routing framework considering congestion and performance
    Department of Computer Science and Technology, Tsinghua University, Beijing 100084, China
    Pan Tao Ti Hsueh Pao, 2006, 7 (1201-1208):
  • [7] Crosstalk- and performance-driven multilevel full-chip routing
    Ho, TY
    Chang, YW
    Chen, SJ
    Lee, DT
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (06) : 869 - 878
  • [8] Multilevel approach to full-chip gridless routing
    Cong, J
    Fang, J
    Zhang, Y
    ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2001, : 396 - 403
  • [9] Multilevel full-chip routing with testability and yield enhancement
    Li, Katherine Shu-Min
    Chang, Yao-Wen
    Lee, Chung-Len
    Sul, Chauchin
    Chen, Jwu E.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (09) : 1625 - 1636
  • [10] Full-chip multilevel routing for power and signal integrity
    Xiong, Jinjun
    He, Lei
    INTEGRATION-THE VLSI JOURNAL, 2007, 40 (03) : 226 - 234
12345