A dynamic dataflow architecture using partial reconfigurable hardware as an option for multiple cores

被引:0
|
作者
Silva, Jorge Luiz E [1 ]
Lopes, Joelmir José [1 ]
机构
[1] University of Sao Paulo, Department of Computer Systems, Av. Trabalhador Saocarlense, 400, Brazil
来源
WSEAS Transactions on Computers | 2010年 / 9卷 / 05期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
页码:429 / 444
相关论文
共 50 条
  • [1] CHIPCFLOW - A DYNAMIC DATAFLOW MACHINE USING DYNAMIC RECONFIGURABLE HARDWARE
    Silva, Jorge L.
    Lopes, Joelmir J.
    Roda, Valentin O.
    Costa, Kelton R.
    2009 5TH SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2009, : 213 - +
  • [2] Execution of algorithms using a Dynamic Dataflow Model for reconfigurable hardware - Commands in Dataflow Graph
    Astolfi, Vitor Fiorotto
    Luiz e Silva, Jorge
    2007 3RD SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2007, : 225 - +
  • [3] Execution of algorithms using a dynamic dataflow model for reconfigurable hardware - A purpose for matching data
    Silva, Jorge Luiz e
    6TH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2006, : 115 - 119
  • [4] Dynamic management of a partial reconfigurable hardware architecture for pedestrian detection in regions of interest
    Ramirez-Martinez, Metzli
    Sanchez-Fernandez, Francisco
    Brunet, Philippe
    Senouci, Sidi M.
    Bourennane, El-Bay
    2017 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2017,
  • [5] <bold>Executing Algorithms for Dynamic Dataflow Reconfigurable Hardware -The Operators Protocol</bold>
    Silva, Jorge Luiz e
    Marques, Eduardo
    RECONFIG 2006: PROCEEDINGS OF THE 2006 IEEE INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGA'S, 2006, : 64 - +
  • [6] Solving Mesoscale Atmospheric Dynamics Using a Reconfigurable Dataflow Architecture
    Gan, Lin
    Fu, Haohuan
    Luk, Wayne
    Yang, Chao
    Xue, Wei
    Yang, Guangwen
    IEEE MICRO, 2017, 37 (04) : 40 - 50
  • [7] Hardware Implementation of LU Decomposition Using Dataflow Architecture on FPGA
    Eljammaly, Mahmoud
    Hanafy, Yasser
    Wahdan, Abdelmoniem
    Bayoumi, Amr
    2013 5TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY (CSIT), 2013, : 298 - 302
  • [8] A Dynamic Reconfigurable Hardware/Software Architecture for Object Tracking in Video Streams
    Muehlbauer, Felix
    Bobda, Christophe
    EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2006, (01)
  • [9] Reconfigurable Hardware Architecture for Music Generation using Cellular Automata
    Bezerra, Heloisa Dina
    Nedjah, Nadia
    Mourelle, Luiza de Macedo
    2014 IEEE 5TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2014,
  • [10] Approximate Reconfigurable Hardware Accelerator: Adapting the Micro-architecture to Dynamic Workloads
    Xu, Siyuan
    Schafer, Benjamin Carrion
    2017 IEEE 35TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2017, : 113 - 120