共 50 条
- [1] CHIPCFLOW - A DYNAMIC DATAFLOW MACHINE USING DYNAMIC RECONFIGURABLE HARDWARE 2009 5TH SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2009, : 213 - +
- [2] Execution of algorithms using a Dynamic Dataflow Model for reconfigurable hardware - Commands in Dataflow Graph 2007 3RD SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2007, : 225 - +
- [3] Execution of algorithms using a dynamic dataflow model for reconfigurable hardware - A purpose for matching data 6TH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2006, : 115 - 119
- [4] Dynamic management of a partial reconfigurable hardware architecture for pedestrian detection in regions of interest 2017 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2017,
- [5] <bold>Executing Algorithms for Dynamic Dataflow Reconfigurable Hardware -The Operators Protocol</bold> RECONFIG 2006: PROCEEDINGS OF THE 2006 IEEE INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGA'S, 2006, : 64 - +
- [7] Hardware Implementation of LU Decomposition Using Dataflow Architecture on FPGA 2013 5TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY (CSIT), 2013, : 298 - 302
- [9] Reconfigurable Hardware Architecture for Music Generation using Cellular Automata 2014 IEEE 5TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2014,
- [10] Approximate Reconfigurable Hardware Accelerator: Adapting the Micro-architecture to Dynamic Workloads 2017 IEEE 35TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2017, : 113 - 120