Room-temperature bonding using mechanical caulking effect of compliant bumps for chip-stack interconnection

被引：0
|
作者：
Graduate School of Information Science and Electrical Engineering, Kyushu University, 744 Motooka, Nishi-Ku, Fukuoka 819-0395, Japan [1 ]
机构：
来源：
Jpn. J. Appl. Phys. | / 4 PART 2卷
关键词：
Compendex;
D O I：
04DB02
中图分类号：
学科分类号：
摘要：
Electrodes
引用
收藏
相关论文
共 50 条
  • [1] Room-Temperature Bonding Using Mechanical Caulking Effect of Compliant Bumps for Chip-Stack Interconnection
    Watanabe, Naoya
    Asano, Tanemasa
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2010, 49 (04)
  • [2] Room-Temperature Chip-Stack Interconnection Using Compliant Bumps and Wedge-Incorporated Electrodes
    Watanabe, Naoya
    Asano, Tanemasa
    2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 1763 - 1768
  • [3] Pyramid bumps for fine-pitch chip-stack interconnection
    Watanabe, N
    Ootani, Y
    Asano, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (4B): : 2751 - 2755
  • [4] Chip-to-chip interconnection by mechanical caulking using reflowed Sn bumps
    Yang, Ju-Heon
    Kim, Young-Ho
    Moon, Jae-Seung
    Lee, Won-Jong
    ICEPT: 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2007, : 81 - +
  • [5] Pyramid bumps for fine-pitch chip-stack interconnection
    Watanabe, Naoya
    Ootani, Youhei
    Asano, Tanemasa
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2005, 44 (4 B): : 2751 - 2755
  • [6] Low-temperature high-density chip-stack interconnection using compliant bump
    Watanabe, Naoya
    Asano, Tanemasa
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 622 - +
  • [7] Low-Resistance Room-Temperature Interconnection Technique for Bonding Fine Pitch Bumps
    Roustaie, F.
    Quednau, S.
    Weissenborn, F.
    Birlem, O.
    JOURNAL OF MATERIALS ENGINEERING AND PERFORMANCE, 2021, 30 (05) : 3173 - 3177
  • [8] Low-Resistance Room-Temperature Interconnection Technique for Bonding Fine Pitch Bumps
    F. Roustaie
    S. Quednau
    F. Weißenborn
    O. Birlem
    Journal of Materials Engineering and Performance, 2021, 30 : 3173 - 3177
  • [9] HIGH-DENSITY ROOM-TEMPERATURE 3D CHIP-STACKING USING MECHANICAL CAULKING WITH COMPLIANT BUMP AND THROUGH-HOLE-ELECTRODE
    Watanabe, Naoya
    Yoshimura, Yasuhiro
    Kawashita, Michihiro
    Tanaka, Naotaka
    Asano, Tanemasa
    IPACK 2009: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2009, VOL 1, 2010, : 33 - 38
  • [10] The effect of bonding conditions on the electrical properties of solder joints fabricated by mechanical caulking using reflowed Sn bumps
    Yang, Ju-heon
    Kim, Young-Ho
    Moon, Jae-Seung
    Lee, Won-Jong
    2007 INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING, 2007, : 189 - +
12345