Room-temperature bonding using mechanical caulking effect of compliant bumps for chip-stack interconnection

被引：0
|
作者：
Graduate School of Information Science and Electrical Engineering, Kyushu University, 744 Motooka, Nishi-Ku, Fukuoka 819-0395, Japan [1 ]
机构：
来源：
Jpn. J. Appl. Phys. | / 4 PART 2卷
关键词：
Compendex;
D O I：
04DB02
中图分类号：
学科分类号：
摘要：
Electrodes
引用
收藏
相关论文
共 50 条
  • [21] Room-Temperature Microjoining of LSI Chips on Poly(ethylene naphthalate) Film Using Mechanical Caulking of Au Cone Bump
    Shuto, Takanori
    Watanabe, Naoya
    Ikeda, Akihiro
    Asano, Tanemasa
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2012, 51 (04)
  • [22] Through-Silicon via Interconnection for 3D Integration Using Room-Temperature Bonding
    Tanaka, Naotaka
    Yoshimura, Yasuhiro
    Kawashita, Michihiro
    Uematsu, Toshihide
    Miyazaki, Chuichi
    Toma, Norihisa
    Hanada, Kenji
    Nakanishi, Masaki
    Naito, Takahiro
    Kikuchi, Takafumi
    Akazawa, Takashi
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2009, 32 (04): : 746 - 753
  • [23] Room-temperature bonding strategy by ultra-high isostatic pressing for a heterogeneous interconnection architecture
    Fen Guo
    Tuo Li
    Hong Tao Man
    Kai Liu
    Xiao Feng Zou
    Xiao Liang Wang
    Journal of Materials Science: Materials in Electronics, 2022, 33 : 1480 - 1488
  • [24] Effect of surface characteristic on room-temperature silicon direct bonding
    Liao, Guanglan
    Shi, Tielin
    Lin, Xiaohui
    Ma, Ziwen
    SENSORS AND ACTUATORS A-PHYSICAL, 2010, 158 (02) : 335 - 341
  • [25] Room-temperature bonding strategy by ultra-high isostatic pressing for a heterogeneous interconnection architecture
    Guo, Fen
    Li, Tuo
    Man, Hong Tao
    Liu, Kai
    Zou, Xiao Feng
    Wang, Xiao Liang
    JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2022, 33 (03) : 1480 - 1488
  • [26] Novel Sidewall Interconnection using Perpendicular Circuit Die with Non-solder Bumps for 3D Chip Stack
    Kim, Sun-Rak
    Kim, Il
    Lee, Jae Hak
    Lee, Seung S.
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 1245 - 1247
  • [27] Low-cost through-hole electrode interconnection for 3D-SiP using room-temperature bonding
    Tanaka, Naotaka
    Yoshimura, Yasuhiro
    Naito, Takahiro
    Miyazaki, Chuichi
    Uematsu, Toshihide
    Hanada, Kenji
    Toma, Norihisa
    Akazawa, Takashi
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 814 - +
  • [28] Low-cost through-hole electrode interconnection for 3D-SiP using room-temperature bonding
    Tanaka, Naotaka
    Yoshimura, Yasuhiro
    Naito, Takahiro
    Akazawa, Takashi
    ADVANCED METALLIZATION CONFERENCE 2006 (AMC 2006), 2007, : 665 - 670
  • [29] Room-Temperature Bonding Using Fluorine Containing Plasma Activation and Its Bonding Mechanism
    Wang, Chenxi
    Suga, Tadatomo
    SEMICONDUCTOR WAFER BONDING 11: SCIENCE, TECHNOLOGY, AND APPLICATIONS - IN HONOR OF ULRICH GOSELE, 2010, 33 (04): : 485 - 494
  • [30] Room-temperature wafer bonding using Ar beam surface activation
    Takagi, H
    Maeda, R
    Hosoda, N
    Chung, TR
    Suga, T
    SEMICONDUCTOR WAFER BONDING: SCIENCE, TECHNOLOGY, AND APPLICATIONS V, PROCEEDINGS, 2001, 99 (35): : 265 - 274
12345