Low-temperature high-density chip-stack interconnection using compliant bump

被引：8

作者：

Watanabe, Naoya ^{[1
]}

Asano, Tanemasa ^{[2
]}

机构：

[1] Kumamoto Technol & Ind Fdn, Appl Elect Res Ctr, 2081-10 Tabaru, Kumamoto 8612202, Japan

[2] Kyushu Univ, Fac Informat Sci & Elect Engn, Nishi Ku, Fukuoka 8190395, Japan

来源：

57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS | 2007年

关键词：

D O I：

10.1109/ECTC.2007.373861

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We demonstrate low-temperature high-density chip-stack interconnection using compliant bump. Low temperature chip stacking was carried out by two methods; (1) plasma cleaning of compliant bumps, (2) mechanical caulking using compliant bump and doughnut-shaped electrode. The latter method is very effective in realizing chip stacking even at room temperature.

引用

页码：622 / +

页数：2

共 50 条

[1] Room-Temperature Chip-Stack Interconnection Using Compliant Bumps and Wedge-Incorporated Electrodes
Watanabe, Naoya
Asano, Tanemasa
2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 1763 - 1768
[2] Room-Temperature Bonding Using Mechanical Caulking Effect of Compliant Bumps for Chip-Stack Interconnection
Watanabe, Naoya
Asano, Tanemasa
JAPANESE JOURNAL OF APPLIED PHYSICS, 2010, 49 (04)
[3] Room-temperature bonding using mechanical caulking effect of compliant bumps for chip-stack interconnection
Graduate School of Information Science and Electrical Engineering, Kyushu University, 744 Motooka, Nishi-Ku, Fukuoka 819-0395, Japan
Jpn. J. Appl. Phys., 4 PART 2
[4] Low-Temperature 3D Chip-Stacking Using Compliant Bump
Watanabe, Naoya
Mori, Takamichi
Asano, Tanemasa
EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 393 - 398
[5] Room-Temperature High-Density Interconnection using Ultrasonic Bonding of Cone Bump for Heterogeneous Integration
Shuto, Takanori
Iwanabe, Keiichiro
Qiu, Li Jing
Asano, Tanemasa
2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 1141 - 1145
[6] HIGH-DENSITY ROOM-TEMPERATURE 3D CHIP-STACKING USING MECHANICAL CAULKING WITH COMPLIANT BUMP AND THROUGH-HOLE-ELECTRODE
Watanabe, Naoya
Yoshimura, Yasuhiro
Kawashita, Michihiro
Tanaka, Naotaka
Asano, Tanemasa
IPACK 2009: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2009, VOL 1, 2010, : 33 - 38
[7] Characteristics of a Novel Compliant Bump for 3-D Stacking With High-Density Inter-Chip Connections
Watanabe, Naoya
Asano, Tanemasa
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (01): : 83 - 91
[8] Low-temperature growth of multiple-stack high-density ZnO nanoflowers/nanorods on plastic substrates
Kim, Do Yeob
Kim, Jae Young
Chang, Hyuk
Kim, Min Su
Leem, Jae-Young
Ballato, John
Kim, Sung-O
NANOTECHNOLOGY, 2012, 23 (48)
[9] LOW-TEMPERATURE BEHAVIOR OF A HIGH-DENSITY BOSE MODEL
CAMPANA, LS
DAURIA, AC
DECESARE, L
ESPOSITO, U
NUOVO CIMENTO DELLA SOCIETA ITALIANA DI FISICA A-NUCLEI PARTICLES AND FIELDS, 1979, 52 (02): : 141 - 150
[10] Low-Temperature Mechanical Properties of High-Density and Low-Density Polyethylene and Their Blends
Salakhov, Ildar I.
Shaidullin, Nadim M.
Chalykh, Anatoly E.
Matsko, Mikhail A.
Shapagin, Alexey V.
Batyrshin, Ayrat Z.
Shandryuk, Georgiy A.
Nifant'ev, Ilya E.
POLYMERS, 2021, 13 (11)

← 1 2 3 4 5 →