Low-temperature high-density chip-stack interconnection using compliant bump

被引：8

作者：

Watanabe, Naoya ^{[1
]}

Asano, Tanemasa ^{[2
]}

机构：

[1] Kumamoto Technol & Ind Fdn, Appl Elect Res Ctr, 2081-10 Tabaru, Kumamoto 8612202, Japan

[2] Kyushu Univ, Fac Informat Sci & Elect Engn, Nishi Ku, Fukuoka 8190395, Japan

来源：

57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS | 2007年

关键词：

D O I：

10.1109/ECTC.2007.373861

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We demonstrate low-temperature high-density chip-stack interconnection using compliant bump. Low temperature chip stacking was carried out by two methods; (1) plasma cleaning of compliant bumps, (2) mechanical caulking using compliant bump and doughnut-shaped electrode. The latter method is very effective in realizing chip stacking even at room temperature.

引用

页码：622 / +

页数：2

共 50 条

[31] Mechanism of Low-Temperature Protonic Conductivity in Bulk, High-Density, Nanometric Titanium Oxide
Tredici, Ilenia G.
Maglia, Filippo
Ferrara, Chiara
Mustarelli, Piercarlo
Anselmi-Tamburini, Umberto
ADVANCED FUNCTIONAL MATERIALS, 2014, 24 (32) : 5137 - 5146
[32] LOW-TEMPERATURE ETCHING OF SI IN HIGH-DENSITY PLASMA USING SF6/O-2
BARTHA, JW
GRESCHNER, J
PUECH, M
MAQUIN, P
MICROELECTRONIC ENGINEERING, 1995, 27 (1-4) : 453 - 456
[33] Low-temperature formation of gate-grade silicon oxide films using high-density krypton plasma
Saito, Y
Sekine, E
Hirayama, M
Ohmi, T
PHYSICS AND CHEMISTRY OF SIO2 AND THE SI-SIO2 INTERFACE - 4, 2000, 2000 (02): : 113 - 124
[34] HIGH-DENSITY, LOW-TEMPERATURE DRY-ETCHING IN GAAS AND INP DEVICE TECHNOLOGY
PEARTON, SJ
ABERNATHY, CR
REN, F
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A-VACUUM SURFACES AND FILMS, 1995, 13 (03): : 849 - 852
[35] Low-temperature microcrystalline silicon film deposited by high-density and low-potential plasma technique using hydrogen radicals
Kirimura, H., 1600, Japan Society of Applied Physics (43):
[36] Low-temperature Ultrasonic Bonding of Cu/Sn Microbumps with Au layer for High Density Interconnection Applications
Zeng, Qinghua
Guan, Yong
Chen, Jing
Jin, Yufeng
2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 1894 - 1899
[37] Low-temperature microcrystalline silicon film deposited by high-density and low-potential plasma technique using hydrogen radicals
Kirimura, H
Kubota, K
Takahashi, E
Kishida, S
Ogata, K
Uraoka, Y
Fuyuki, T
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2004, 43 (12): : 7929 - 7933
[38] High-density microwave plasma for high-rate and low-temperature deposition of silicon thin film
Sakuma, Y
Haiping, L
Ueyama, H
Shirai, H
VACUUM, 2000, 59 (01) : 266 - 276
[39] Flip-chip Bonding Alignment Accuracy Enhancement using Self-aligned Interconnection Elements to Realize Low-temperature Construction of Ultrafine-pitch Copper Bump Interconnections
Tung, Bui Thanh
Wantanabe, Naoya
Kato, Fumiki
Kikuchi, Katsuya
Aoyagi, Masahiro
2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 62 - 67
[40] HIGH-DENSITY HYBRID IC SUBSTRATE BY LOW-TEMPERATURE FIREABLE CERAMIC (LFC) AND CU CONDUCTOR
OHTOMO, S
KAWAMURA, M
NISHIGAKI, S
PROCEEDINGS OF THE TECHNICAL CONFERENCE : NINTH ANNUAL INTERNATIONAL ELECTRONICS PACKAGING CONFERENCE, VOLS 1 AND 2, 1989, : 454 - 460

← 1 2 3 4 5 →